參數(shù)資料
型號: M5M4V4405CTP-7S
廠商: Mitsubishi Electric Corporation
英文描述: EDO (HYPER PAGE MODE) 4194304-BIT(1048576-WORD BY 4-BIT) DYNAMIC RAM
中文描述: 江戶(超頁模式)4194304位(1048576 - Word的4位)動態(tài)隨機存儲器
文件頁數(shù): 9/27頁
文件大?。?/td> 293K
代理商: M5M4V4405CTP-7S
EDO (HYPER PAGE MODE) 4194304-BIT(1048576-WORD BY 4-BIT) DYNAMIC RAM
M5M4V4405CJ,TP-6,-7,-6S,-7S
MITSUBISHI LSIs
Parameter
Symbol
Limits
Unit
Min
10
10
Max
Min
10
15
Max
9
t
WHR
t
WSR
Test Mode Set Cycle
M5M4V4405C-6,-6S
M5M4V4405C-7,-7S
ns
ns
Hyper page Mode Cycle
(Read, Early Write, Read-Write, Read-Modify-Write Cycle, Read Write Mix Cycle, Hi-Z control by
M5M4V4405C-6,-6S
Min
M5M4V4405C-7,-7S
Min
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
(Note 26)
(Note 27)
t
HPC
t
HPRWC
t
RAS
t
CPRH
t
CPWD
t
HCWD
t
HAWD
t
HPWD
t
HCOD
t
HAOD
t
HPOD
(Note 24)
38
55
37
52
55
20
35
38
30
71
82
100000
43
65
47
62
65
25
40
43
35
84
97
100000
Parameter
Symbol
Limits
Unit
Max
Max
Hyper page mode read/write cycle time
Hyper Page Mode read write / read modify write cycle time
RAS low pulse width for read or write cycle
RAS hold time after CAS precharge
Delay time, CAS precharge to W low
Delay time, CAS low to W low after read
Delay time, Address to W low after read
Delay time, CAS precharge to W low after read
Delay time, CAS low to OE high after read
Delay time, Address to OE high after read
Delay time, CAS precharge to OE high after read
Write setup time before RAS low
Write hold time after RAS low
OE or W)
(Note 25)
相關(guān)PDF資料
PDF描述
M5M5256DRV-12VXL-I 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM
M5M5256DRV-12VLL 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM
M5M5256DRV-12VLL-I 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM
M5M5256DRV-12VXL 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM
M5M5256DRV-15VLL 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M5M4V4S40CTP-12 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM
M5M4V4S40CTP-15 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM
M5M4V64S20ATP-10 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-10L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-12 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM