參數(shù)資料
型號: M485L1624FT0-LA2
元件分類: DRAM
英文描述: 16M X 72 DDR DRAM MODULE, 0.75 ns, DMA200
封裝: SODIMM-200
文件頁數(shù): 9/20頁
文件大?。?/td> 264K
代理商: M485L1624FT0-LA2
DDR SDRAM
128MB, 256MB SODIMM
Rev. 1.2 March 2004
Command Truth Table
(V=Valid, X=Don
′t Care, H=Logic High, L=Logic Low)
COMMAND
CKEn-1
CKEn
CS
RAS
CAS
WE
BA0,1
A10/AP
A0 ~ A9,
A11, A12
Note
Register
Extended MRS
H
X
L
OP CODE
1, 2
Register
Mode Register Set
H
X
L
OP CODE
1, 2
Refresh
Auto Refresh
H
LL
L
H
X
3
Self
Refresh
Entry
L
3
Exit
L
H
LH
H
X
3
HX
X
3
Bank Active & Row Addr.
H
X
L
H
V
Row Address
Read &
Column Address
Auto Precharge Disable
HX
L
H
L
H
V
L
Column
Address
4
Auto Precharge Enable
H
4
Write &
Column Address
Auto Precharge Disable
HX
L
H
L
V
L
Column
Address
4
Auto Precharge Enable
H
4, 6
Burst Stop
H
X
L
H
L
X
7
Precharge
Bank Selection
HX
L
H
L
VL
X
All Banks
X
H
5
Active Power Down
Entry
H
L
HX
X
LV
V
Exit
L
H
X
Precharge Power Down Mode
Entry
H
L
HX
X
LH
H
Exit
L
H
HX
X
LV
V
DM
H
X
8
No operation (NOP) : Not defined
H
X
HX
X
9
LH
H
9
Note : 1. OP Code : Operand Code. A0 ~ A12 & BA0 ~ BA1 : Program keys. (@EMRS/MRS)
2. EMRS/ MRS can be issued only at all banks precharge state.
A new command can be issued 2 clock cycles after EMRS or MRS.
3. Auto refresh functions are same as the CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
4. BA0 ~ BA1 : Bank select addresses.
If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
If BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected.
If BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected.
If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.
5. If A10/AP is "High" at row precharge, BA0 and BA1 are ignored and all banks are selected.
6. During burst write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at tRP after the end of burst.
7. Burst stop command is valid at every burst length.
8. DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).
9. This combination is not defined for any function, which means "No Operation(NOP)" in DDR SDRAM.
相關(guān)PDF資料
PDF描述
M485L1624FT0-CB3 16M X 72 DDR DRAM MODULE, 0.7 ns, DMA200
M5-NP UNSHIELDED, 0.056 uH - 0.12 uH, VARIABLE INDUCTOR, SMD
M504-7885022 50 CONTACT(S), MALE, RIGHT ANGLE PCMCIA CONNECTOR, SURFACE MOUNT
M50FLW080AN5G 1M X 8 FLASH 3V PROM, 11 ns, PDSO40
M50FLW080BN5G 1M X 8 FLASH 3V PROM, 11 ns, PDSO40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M485L1624FU0-CA2 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM SODIMM
M485L1624FU0-CB0 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM SODIMM
M485L1624FU0-CB3 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM SODIMM
M487X0003 功能描述:MOTOR BRUSHED DC ENC 174.64W 24V RoHS:是 類別:電機(jī),螺線管 >> 電機(jī) - AC,DC 系列:M487X000X 標(biāo)準(zhǔn)包裝:1 系列:OMNUC G 類型:伺服 AC 電壓 - 額定:200VAC RPM:1000 RPM 直徑 - 主體:6.93"(176.00mm) 直徑 - 軸:1.38"(35.00mm) 長度 - 軸和支架:3.15"(80.00mm) 安裝孔間距:7.87"(200.00mm) 特點:絕對式編碼器,鍵 端接類型:連接器 轉(zhuǎn)矩 - 運行(oz-in / mNm):4021.8 / 28400 轉(zhuǎn)矩 - 啟動狀態(tài) (oz-in / mNm):- 轉(zhuǎn)矩 - 停滯狀態(tài) (oz-in / mNm):- 齒輪減速比:無 電壓范圍:- 功率(瓦特):3kW 重量:55 磅(24.9kg) 其它名稱:R88MG3K010TS2
M487X0004 功能描述:MOTOR BRUSH DC GEAR ENC 174.64W RoHS:是 類別:電機(jī),螺線管 >> 電機(jī) - AC,DC 系列:M487X000X 標(biāo)準(zhǔn)包裝:1 系列:OMNUC G 類型:伺服 AC 電壓 - 額定:200VAC RPM:1000 RPM 直徑 - 主體:6.93"(176.00mm) 直徑 - 軸:1.38"(35.00mm) 長度 - 軸和支架:3.15"(80.00mm) 安裝孔間距:7.87"(200.00mm) 特點:絕對式編碼器,鍵 端接類型:連接器 轉(zhuǎn)矩 - 運行(oz-in / mNm):4021.8 / 28400 轉(zhuǎn)矩 - 啟動狀態(tài) (oz-in / mNm):- 轉(zhuǎn)矩 - 停滯狀態(tài) (oz-in / mNm):- 齒輪減速比:無 電壓范圍:- 功率(瓦特):3kW 重量:55 磅(24.9kg) 其它名稱:R88MG3K010TS2