- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180205 > M393B1K73CH0-YH9 1G X 72 MULTI DEVICE DRAM MODULE, 0.255 ns, DMA240 PDF資料下載
參數(shù)資料
| 型號： | M393B1K73CH0-YH9 |
| 元件分類： | DRAM |
| 英文描述： | 1G X 72 MULTI DEVICE DRAM MODULE, 0.255 ns, DMA240 |
| 封裝： | HALOGEN FREE AND ROHS COMPLIANT, DIMM-240 |
| 文件頁數(shù)： | 20/53頁 |
| 文件大?。?/td> | 1492K |
| 代理商： | M393B1K73CH0-YH9 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
- 20 -
datasheet
DDR3L SDRAM
Rev. 1.01
Registered DIMM
13.3.4 Differential Input Cross Point Voltage
To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input
signals (CK, CK and DQS, DQS) must meet the requirements in below table. The differential input cross point voltage VIX is measured from the actual
cross point of true and complement signal to the mid level between of VDD and VSS.
Figure 4. VIX Definition
[ Table 6 ] Cross point voltage for differential input signals (CK, DQS)
NOTE :
1. Extended range for VIX is only allowed for clock and if single-ended clock input signals CK and CK are monotonic, have a single-ended swing VSEL / VSEH of at least VDD/2
±250 mV, and the differential slew rate of CK-CK is larger than 3 V/ ns.
13.4 Slew Rate Definition for Single Ended Input Signals
See "Address / Command Setup, Hold and Derating" for single-ended slew rate definitions for address and command signals.
See "Data Setup, Hold and Slew Rate Derating" for single-ended slew rate definitions for data signals.
13.5 Slew rate definition for Differential Input Signals
Input slew rate for differential signals (CK, CK and DQS, DQS) are defined and measured as shown in below.
[ Table 7 ] Differential input slew rate definition
NOTE : The differential signal (i.e. CK - CK and DQS - DQS) must be linear between these thresholds
Figure 5. Differential input slew rate definition for DQS, DQS and CK, CK
Symbol
Parameter
DDR3-800/1066/1333/1600
Unit
NOTE
Min
Max
VIX
Differential Input Cross Point Voltage relative to VDD/2 for CK,CK
-150
150
mV
-175
175
mV
1
VIX
Differential Input Cross Point Voltage relative to VDD/2 for DQS,DQS
-150
150
mV
Description
Measured
Defined by
From
To
Differential input slew rate for rising edge (CK-CK and DQS-DQS)
VILdiffmax
VIHdiffmin
VIHdiffmin - VILdiffmax
Delta TRdiff
Differential input slew rate for falling edge (CK-CK and DQS-DQS)
VIHdiffmin
VILdiffmax
VIHdiffmin - VILdiffmax
Delta TFdiff
VDD
CK, DQS
VDD/2
CK, DQS
VSS
VIX
VIHdiffmin
0
VILdiffmax
delta TRdiff
delta TFdiff
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M393B5273CH0-CK0 | 512M X 72 MULTI DEVICE DRAM MODULE, 0.225 ns, DMA240 |
| M393B5773CH0-CK0 | 256M X 72 MULTI DEVICE DRAM MODULE, 0.225 ns, DMA240 |
| M3950/1529A012 | TOGGLE SWITCH, 3PDT, LATCHED, 4A, 28VDC, THROUGH HOLE-STRAIGHT |
| M83731/2327D110 | TOGGLE SWITCH, 3PDT, MOMENTARY, 4A, 28VDC, THROUGH HOLE-STRAIGHT |
| M3950/1726A110 | TOGGLE SWITCH, 3PDT, LATCHED, 4A, 28VDC, THROUGH HOLE-STRAIGHT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M393B1K73EB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:240pin Registered DIMM based on 2Gb E-die |
| M393B273DH0-CH9E8 | 制造商:Samsung Semiconductor 功能描述:4GB 2RX8 PC3-8500R-07-00-B0-D1 - Trays |
| M393B2873EH1 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR3 SDRAM Memory |
| M393B2873EH1-CF8 | 制造商:ATP Electronics Inc 功能描述:M393B2873EH1-CF8 - Bulk |
| M393B2873FH0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR3 SDRAM Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。