參數(shù)資料
型號(hào): M37274MA
廠商: Mitsubishi Electric Corporation
英文描述: Single Chip 8 Bits Microcomputer(8位單片機(jī))
中文描述: 單芯片8位單片機(jī)(8位單片機(jī))
文件頁數(shù): 60/131頁
文件大小: 2049K
代理商: M37274MA
60
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
M37274MA-XXXSP
PRELIMINARY
Notice: This is not a final specification.
Some paramentic limits are subject to change.
MITSUBISHI MICROCOMPUTERS
(3) Dot Size
The dot size can be selected by a block unit. The dot size in vertical
direction is determined by dividing H
SYNC
in the vertical dot size con-
trol circuit. The dot size in horizontal is determined by dividing the
following clock in the horizontal dot size control circuit : the clock
gained by dividing the OSD clock source (data slicer clock, OSC1,
main clock) in the pre-divide circuit. The clock cycle divided in the
pre-divide circuit is defined as 1T
C
.
The dot size of the layer 1 is specified by bits 6 to 3 of the block
control register.
The dot size of the layer 2 is specified by the following bits : bits 3
and 4 of the block control register, bit 6 of the clock source control
register. Refer to Figure 56 (the structure of the block control regis-
ter), refer to Figure 65 (the structure of the clock source control reg-
ister).
The block diagram of dot size control circuit is shown in Figure 64.
Notes 1 :
The pre-divide ratio = 3 cannot be used in the CC mode.
2 :
The pre-divide ratio of the OSD mode block on the layer 2
must be same as that of the CC mode block on the layer 1
by bit 6 of the clock source control register.
3 :
In the bi-scan mode, the dot size in the vertical direction is
2 times as compared with the normal mode. Refer to “(13)
Scan Mode” about the scan mode.
Fig. 64. Block Diagram of Dot Size Control Circuit
Fig. 65. Definition of Dot Sizes
H
SYNC
Main clock
Synchronous
Cycle
2
Cycle
3
Pre-divide circuit
Clock cycle
= 1T
C
Horizontal dot size
control circuit
Vertical dot size
control circuit
OSD control circuit
Data slicer
clock
(Note)
OSC1
Note:
To use data slicer clock, set bit 0 of data slicer control register to “0.”
1 dot
Scanning line of F1(F2)
Scanning line of F2(F1)
1/2H
1H
2H
3H
3T
C
2T
C
1T
C
1T
C
相關(guān)PDF資料
PDF描述
M374S1723ETS-C7A SDRAM Unbuffered Module
M366S3323ETS-C7A SDRAM Unbuffered Module
M366S3323ETU-C7A SDRAM Unbuffered Module
M374S1723ETU-C7A SDRAM Unbuffered Module
M374S3323ETS-C7A SDRAM Unbuffered Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37274MA-052SP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
M37274MA-053SP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
M37274MA-082SP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
M37274MA-084SP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
M37274MA-XXXSP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER