![](http://datasheet.mmic.net.cn/30000/M30263F3AFP_datasheet_2358719/M30263F3AFP_169.png)
13. Serial I/O
page 152
9
2
3
f
o
7
0
2
,
5
1
.
b
e
F
0
.
2
.
v
e
R
0
2
0
-
2
0
2
0
B
9
0
J
E
R
)
T
6
2
/
C
6
1
M
,
B
6
2
/
C
6
1
M
,
A
6
2
/
C
6
1
M
(
p
u
o
r
G
A
6
2
/
C
6
1
M
Table 13.1.2.3 lists the functions of the input/output pins during UART mode. Table 13.1.2.4 lists the P64
pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected
to when transfer starts, the TxDi pin outputs an “H”. (If the N-channel open-drain output is selected, this
pin is in a high-impedance state.)
Table 13.1.2.3. I/O Pin Functions in UART mode(1)
Pin name
Function
Method of selection
TxDi (i = 0 to 2)
(P63, P67, P70)
Serial data output
Serial data input
Input/output port
Transfer clock input
Input/output port
(Outputs "H" when performing reception only)
RxDi
(P62, P66, P71)
CLKi
(P61, P65, P72)
Set the CKDIR bit in the UiMR register to "0"
Set the CKDIR bit in the UiMR register to "1"
Set the PD6_1 bit and PD6_5 bit in the PD6 register to "0", PD7_2 bit in the PD7
register to "0"
PD6_2 bit, PD6_6 bit in the PD6 register and the PD7_1 bit in the PD7 register
(Can be used as an input port when performing transmission only)
Set the CRD bit in the UiC0 register to "0"
Set the CRS bit in the UiC0 register to "0"
Set the PD6_0 bit and PD6_4 bit in the PD6 register to "0", the PD7_3 bit in the
PD7 register "0"
Set the CRD bit in the UiC0 register to "0"
Set the CRS bit in the UiC0 register to "1"
Set the CRD bit in the UiC0 register "1"
CTS input
RTS output
CTSi/RTSi
(P60, P64, P73)
NOTE:
1. When the U1MAP bit in PACR register is set to “1” (P73 to P70), UART1 pin is assgined to P73 to P70.
Table 13.1.2.4. P64 Pin Functions in UART mode(1)
Pin function
Bit set value
U1C0 register
UCON register
PD6 register
CRD
CRS
RCSP
CLKMD1
PD6_4
P64
1
0
Input: 0, Output: 1
CTS1
00
0
RTS1
10
0
CTS0 (2)
0
00
10
NOTES:
1. When the U1MAP bit in PACR register is “1” (P73 to P70), this table lists the P70 functions.
2. In addition to this, set the CRD bit in the U0C0 register to “0” (CTS0/RTS0 enabled) and the CRS bit in the U0C0
register to “1” (RTS0 selected).