9. Interrupt
page 65
9
2
3
f
o
7
0
2
,
5
1
.
b
e
F
0
.
2
.
v
e
R
0
2
0
-
2
0
2
0
B
9
0
J
E
R
)
T
6
2
/
C
6
1
M
,
B
6
2
/
C
6
1
M
,
A
6
2
/
C
6
1
M
(
p
u
o
r
G
A
6
2
/
C
6
1
M
Table 9.2.2.1. Relocatable Vector Tables
Software interrupt
number
Reference
Vector address (1)
Address (L) to address (H)
0
11
12
13
14
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
63
to
10
15
16
5 to 7
8
4
9
1 to 3
Interrupt source
BRK instruction
INT3
INT4
INT5
(2)
DMA0
DMA1
Key input interrupt
A/D
UART0 transmit
UART0 receive
UART1 transmit
UART1 receive
Timer A0
Timer A1
Timer A2
Timer A3
Timer A4
Timer B0
Timer B1
Timer B2
INT0
INT1
INT2
Software interrupt
UART 2 bus collision detection
UART2 transmit, NACK2 (3)
UART2 receive, ACK2 (3)
M16C/60, M16C/20
series software
manual
INT interrupt
Serial I/O
DMAC
Key input interrupt
A/D convertor
Serial I/O
Timer
INT interrupt
M16C/60, M16C/20
series software
manual
(4)
(Reserved)
+0 to +3 (0000 16 to 000316)
+44 to +47 (002C 16 to 002F16)
+48 to +51 (0030 16 to 003316)
+52 to +55 (0034 16 to 003716)
+56 to +59 (0038 16 to 003B16)
+68 to +71 (0044 16 to 004716)
+72 to +75 (0048 16 to 004B16)
+76 to +79 (004C 16 to 004F16)
+80 to +83 (0050 16 to 005316)
+84 to +87 (0054 16 to 005716)
+88 to +91 (0058 16 to 005B16)
+92 to +95 (005C 16 to 005F16)
+96 to +99 (0060 16 to 006316)
+100 to +103 (0064 16 to 006716)
+104 to +107 (0068 16 to 006B16)
+108 to +111 (006C 16 to 006F16)
+112 to +115 (0070 16 to 007316)
+116 to +119 (0074 16 to 007716)
+120 to +123 (0078 16 to 007B16)
+124 to +127 (007C 16 to 007F16)
+128 to +131 (0080 16 to 008316)
+252 to +255 (00FC 16 to 00FF16)
+40 to +43 (0028 16 to 002B16)
+60 to +63 (003C 16 to 003F16)
+64 to +67 (0040 16 to 004316)
+32 to +35 (0020 16 to 002316)
+16 to +19 (0010 16 to 001316)
+36 to +39 (0024 16 to 002716)
to
(4)
(5)
(Reserved)
NOTES:
1. Address relative to address in INTB.
2. Set the IFSR6 and IFSR7 bits in the IFSR register.
3. During I2C bus mode, NACK and ACK interrupts comprise the interrupt source.
4. These interrupts cannot be disabled using the I flag.
5. Bus collision detection:
During IEBus mode, this bus collision detection constitutes the cause of an interrupt.
During I2C bus mode, however, a start condition or a stop condition detection constitutes the cause of an interrupt.
9.2.2 Relocatable Vector Tables
The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector
table area. Table 9.2.2.1 lists the relocatable vector tables. Setting an even address in the INTB register
results in the interrupt sequence being executed faster than in the case of odd addresses.