參數(shù)資料
型號: LTC2450IDC-1#TRMPBF
廠商: Linear Technology
文件頁數(shù): 7/20頁
文件大?。?/td> 0K
描述: IC ADC 16BIT DELTA SIG 6-DFN
產(chǎn)品培訓模塊: LTC2460 and LTC2450 Delta Sigma ADC Families
標準包裝: 1
位數(shù): 16
采樣率(每秒): 30
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 1.05mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 6-WFDFN 裸露焊盤
供應商設備封裝: 6-DFN-EP(2x2)
包裝: 標準包裝
輸入數(shù)目和類型: 1 個單端,單極
產(chǎn)品目錄頁面: 1348 (CN2011-ZH PDF)
其它名稱: LTC2450IDC-1#TRMPBFDKR
LTC2450-1
15
24501fc
APPLICATIONS INFORMATION
Figure 15. LTC2450-1 Input Drive Equivalent Circuit
elements which reduce the ADC performance sensitivity to
PCBlayoutandexternalcomponents.Nevertheless,thevery
high accuracy of this converter is best preserved by careful
low and high frequency power supply decoupling.
A 0.1μF, high quality, ceramic capacitor in parallel with a
10μF ceramic capacitor should be connected between the
VCC and GND pins, as close as possible to the package.
The 0.1μF capacitor should be placed closest to the ADC
package. It is also desirable to avoid any via in the circuit
path starting from the converter VCC pin, passing through
these two decoupling capacitors and returning to the
converter GND pin. The area encompassed by this circuit
path, as well as the path length, should be minimized.
Very low impedance ground and power planes and star
connections at both VCC and GND pins are preferable. The
VCCpinshouldhavetwodistinctconnections:thersttothe
decoupling capacitors described above and the second to
the power supply voltage. The GND pin should have three
distinct connections: the rst to the decoupling capacitors
described above, the second to the ground return for the
input signal source and the third to the ground return for
the power supply voltage source.
Driving VIN
The VIN input drive requirements can be best analyzed
using the equivalent circuit of Figure 15. The input signal
VSIG is connected to the ADC input pin VIN through an
equivalent source resistance RS. This resistor includes
both the actual generator source resistance and any
additional optional resistor connected to the VIN pin. An
optional input capacitor CIN is also connected to the ADC
VIN pin. This capacitor is placed in parallel with the ADC
input parasitic capacitance CPAR. Depending upon the PCB
layout CPAR has typical values between 2pF and 15pF. In
addition, the equivalent circuit of Figure 15 includes the
converter equivalent internal resistor RSW and sampling
capacitor CEQ.
There are some immediate trade-offs in RS and CIN without
needing a full circuit analysis. Increasing RS and CIN can
give the following benets:
1) Due to the LTC2450-1’s input sampling algorithm, the
input current drawn by VIN during the conversion cycle
is 50nA. A high RS CIN attenuates the high frequency
components of the input current, and RS values up to
1kΩ result in <1LSB error.
2) The bandwidth from VSIG is reduced at VIN.This band-
width reduction isolates the ADC from high frequency
signals, and as such provides simple antialiasing and
input noise reduction.
3) Noise generated by the ADC is attenuated before it goes
back to the signal source.
4) A large CIN gives a better AC ground at VIN, helping
reduce reections back to the signal source.
5) Increasing RS protects the ADC by limiting the current
during an outside-the-rails fault condition. RS can be
easily sized such as to protect against even extreme
fault conditions.
There is a limit to how large RS CIN should be for a given
application. Increasing RS beyond a given point increases
the voltage drop across RS due to the input current, to
the point that signicant measurement errors exist. Ad-
ditionally, for some applications, increasing the RS CIN
product too much may unacceptably attenuate the signal
at frequencies of interest.
CEQ
0.35pF
(TYP)
RSW
15k
(TYP)
ILEAK
VCC
RS
CIN
VSIG
CPAR
VCC
ICONV
24501 F15
VIN
+
相關PDF資料
PDF描述
VI-JWY-MX-F1 CONVERTER MOD DC/DC 3.3V 49.5W
B37987F1473K054 CAP CER 0.047UF 100V 10% RADIAL
VI-JWY-MW-F4 CONVERTER MOD DC/DC 3.3V 66W
B37987F5104M054 CAP CER 0.1UF 50V 20% RADIAL
B37987F5104K068 CAP CER 0.1UF 50V 10% RADIAL
相關代理商/技術參數(shù)
參數(shù)描述
LTC2451CDDB#PBF 制造商:Linear Technology 功能描述:ADC Single Delta-Sigma 60sps 16-bit Serial 8-Pin DFN EP 制造商:Linear Technology 功能描述:ADC Single Delta-Sigma 0.06KSPS 16-Bit Serial 8-Pin DFN EP Bulk 制造商:Linear Technology 功能描述:16BIT ADC DELTA SIGMA I2C 8DFN 制造商:Linear Technology 功能描述:16BIT ADC, DELTA SIGMA, I2C, 8DFN
LTC2451CDDB#TRMPBF 功能描述:IC ADC 16BIT DELTA SIGMA 8DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 位數(shù):10 采樣率(每秒):357k 數(shù)據(jù)接口:DSP,MICROWIRE?,QSPI?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):830µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP(3x3) 包裝:剪切帶 (CT) 輸入數(shù)目和類型:2 個單端,單極;2 個單端,雙極;1 個差分,單極;1 個差分,雙極 產(chǎn)品目錄頁面:1396 (CN2011-ZH PDF) 其它名稱:MAX1395ETB+TCT
LTC2451CDDB#TRPBF 功能描述:IC ADC 16BIT DELTA SIGMA 8DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端,雙極;8 個差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
LTC2451CTS8#PBF 制造商:Linear Technology 功能描述:ADC Single Delta-Sigma 60sps 16-bit Serial 8-Pin TSOT-23 制造商:Linear Technology 功能描述:ADC 16BIT 60SPS I2C SERIAL 制造商:Linear Technology 功能描述:ADC, 16BIT, 60SPS, I2C, SERIAL, TSOT-23-8; Resolution (Bits):16bit; Sampling Rate:60SPS; Supply Voltage Type:Single; Supply Voltage Min:2.7V; Supply Voltage Max:5.5V; Supply Current:400A; Digital IC Case Style:TSOT-23; No. of Pins:8;RoHS Compliant: Yes
LTC2451CTS8#TRMPBF 功能描述:IC ADC 16BIT DELTA SIG TSOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6