- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385502 > LTC1196 (Linear Technology Corporation) 8-Bit, SO-8,1MSPS ADCs(SO-8封裝，8位，1MSPS，模數(shù)轉換器（差分輸入）) PDF資料下載
參數(shù)資料
| 型號： | LTC1196 |
| 廠商： | Linear Technology Corporation |
| 英文描述： | 8-Bit, SO-8,1MSPS ADCs(SO-8封裝，8位，1MSPS，模數(shù)轉換器（差分輸入）) |
| 中文描述： | 8位，SO - 8封裝，1MSPS模數(shù)轉換器（以SO - 8封裝，8位，1MSPS，模數(shù)轉換器（差分輸入）） |
| 文件頁數(shù)： | 21/28頁 |
| 文件大?。?/td> | 373K |
| 代理商： | LTC1196 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
21
LTC1196/LTC1198
U
S
A
O
PPLICATI
U
U
Offset with Reduced V
REF
The offset of the LTC1196 has a larger effect on the output
code when the ADC is operated with reduced reference
voltage. The offset (which is typically a fixed voltage)
becomes a larger fraction of an LSB as the size of the LSB
is reduced. The typical curve of Unadjusted Offset Error vs
Reference Voltage shows how offset in LSBs is related to
reference voltage for a typical value of V
OS
. For example,
a V
OS
of 2mV which is 0.1LSB with a 5V reference
becomes 0.5LSB with a 1V reference and 2.5LSB with a
0.2V reference. If this offset is unacceptable, it can be
corrected digitally by the receiving system or by offsetting
the “–” input of the LTC1196.
Noise with Reduced V
REF
The total input referred noise of the LTC1196 can be
reduced to approximately 2mV
P-P
using a ground plane,
good bypassing, good layout techniques and minimizing
noise on the reference inputs. This noise is insignificant
with a 5V reference but will become a larger fraction of an
LSB as the size of the LSB is reduced.
For operation with a 5V reference, the 2mV noise is only
0.1LSB peak-to-peak. In this case, the LTC1196 noise
will contribute virtually no uncertainty to the output
code. However, for reduced references, the noise may
become a significant fraction of an LSB and cause
undesirable jitter in the output code. For example, with
a 1V reference, this same 2mV noise is 0.5LSB peak-to-
peak. This will reduce the range of input voltages over
which a stable output code can be achieved by 1LSB. If
the reference is further reduced to 200mV, the 2mV
noise becomes equal to 2.5LSB and a stable code is
difficult to achieve. In this case averaging readings is
necessary.
This noise data was taken in a very clean setup. Any setup
induced noise (noise or ripple on V
CC
, V
REF
or V
IN
) will add
to the internal noise. The lower the reference voltage to be
used, the more critical it becomes to have a clean, noise-
free setup.
DYNAMIC PERFORMANCE
The LTC1196/LTC1198 have exceptionally high speed
sampling capability. Fast Fourier Transform (FFT) test
techniques are used to characterize the ADC’s frequency
response, distortion and noise at the rated throughput. By
applying a low distortion sine wave and analyzing the
digital output using a FFT algorithm, the ADC’s spectral
content can be examined for frequencies outside the
fundamental. Figure 10 shows a typical LTC1196 FFT plot.
Figure 10. LTC1196 Non-Averaged, 4096 Point FFT Plot
Signal-to-Noise Ratio
The Signal-to-Noise plus Distortion Ratio [S/(N + D)] is
the ratio between the RMS amplitude of the fundamental
input frequency to the RMS amplitude of all other fre-
quency components at the ADC’s output. The output is
band limited to frequencies above DC and below one half
the sampling frequency. Figure 10 shows a typical spec-
tral content with a 882kHz sampling rate.
Effective Number of Bits
The Effective Number of Bits (ENOBs) is a measurement of
the resolution of an ADC and is directly related to S/(N + D)
by the equation:
N = [S/(N + D) –1.76]/6.02
where N is the effective number of bits of resolution and
S/(N + D) is expressed in dB. At the maximum sampling
FREQUENCY (kHz)
0
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
400
1196/98 G25
100
200
300
500
V
CC
= 5V
f
IN
= 29kHz
f
SMPL
= 882kHz
M
相關PDF資料 |
PDF描述 |
|---|---|
| LTC1199 | 10-Bit, 500ksps ADCs with Auto Shutdown(5V,10位, 500ksps 模數(shù)轉換器（帶自動關斷）) |
| LTC1199L | 10-Bit, 500ksps ADCs with Auto Shutdown(2.7V,10位, 500ksps 模數(shù)轉換器（帶自動關斷）) |
| LTC1235 | Microprocessor Supervisory Circuit |
| LTC1235C | Microprocessor Supervisory Circuit |
| LTC1235CN | Microprocessor Supervisory Circuit |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1196_1 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:8-Bit, SO-8, 1Msps ADCs with Auto-Shutdown Options |
| LTC1196-1AC | 制造商:LINER 制造商全稱:Linear Technology 功能描述:8-Bit, SO-8, 1MSPS ADCs with Auto-Shutdown Options |
| LTC11961ACS8 | 制造商:Linear Technology 功能描述: |
| LTC1196-1ACS8 | 功能描述:IC A/DCONV 8BIT 1MHZ SAMPL 8SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC1196-1ACS8#PBF | 功能描述:IC A/DCONV 8BIT 1MHZ SAMPL 8SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。