- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30712 > L64118 (LSI CORP) SPECIALTY CONSUMER CIRCUIT, PBGA256 PDF資料下載
參數(shù)資料
| 型號(hào)： | L64118 |
| 廠商： | LSI CORP |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
| 封裝： | PLASTIC, BGA-256 |
| 文件頁數(shù)： | 7/68頁 |
| 文件大?。?/td> | 877K |
| 代理商： | L64118 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
L64118 MPEG-2 Transport Controller with Embedded MIPS CPU (TR4101) 15
the programmer. Noncacheable
kseg1 addresses are used for accessing
peripheral registers and for code that requires noncacheability (for
example, initialization code that is executed before the caches have been
ushed). Cacheable
kseg0 addresses are used for all other code.
The on-chip CPU performs virtual to physical address translation; the
resultant 32-bit physical addresses are output on the internal BBus. The
CPU to Peripheral (C2P) bridge module maps the 32-bit BBus address
to the internal 24-bit PBus address. The EBus interface module (which
resides on the internal BBus) maps the 32-bit BBus address to the
24/321-bit EBus address, according to the mode in which the EBus
interface is congured and the width of the area being accessed.
The L64118 supports a 16 or 32 Mbyte physical address space
(depending on the size of the SDRAM supported in the system). Virtual
addresses in
kseg0 and kseg1 are always mapped to the same physical
addresses, namely to the lowest 16 (or 32) Mbytes of physical memory.
The programmer can differentiate between cacheable and
noncacheable addresses by using a virtual address either in
kseg0 or
kseg1 (e.g., PSI/PES data is stored in a noncacheable location, since
they are posted by the PID processor).
As part of the CPU subsystem, the L64118 a small module (the MMU
Stub) that maps the
kseg0 and kseg1 segments to the same physical
address. It does this by clearing the three most signicant bits of the
address in the
kseg0 and kseg1 segments presented by the CPU (on the
internal CPU bus). Segments
kuseg and kseg2 are unaffected by the
MMU Stub.
Note that the L64118 CPU operates only in Big-Endian mode; the Ebus
must be set to operate in Big-Endian mode. A strap option on the
GPIO[42] pin (sampled during reset) determines the physical connection
on the EBus.
1. The EBus uses either a 24-bit address or a 32-bit address, depending on the address space
being accessed.
118bds Page 15 Wednesday, February 3, 1999 12:37 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L6420 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64222 | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| L6440 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64702QC-33 | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| L64724QC | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64133-10GC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Arithmetic Processor |
| L64133-12GM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Arithmetic Processor |
| L64133GC50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| L64133GC60 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| L64133GC80 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。