4
L64118 MPEG-2 Transport Controller with Embedded MIPS CPU (TR4101)
The 27 MHz system clock drives the L64118 internal demultiplexer block,
as well as most of the peripheral modules. The PLL block generates
54 MHz from the 27 MHz system clock to drive the CPU logic.
The L64118 includes four DMA channels (one dedicated to the
IEEE1284 port, three independent) that can be used to transfer data
between peripheral ports and memory, from one memory location to
another, or from memory to an external system device.
Features
The L64118 provides additional system features for a set-top box
application, including:
Channel
Compliance with ISO/IEC 13818-1 (MPEG-2) Transport
specications
Sustained rates up to 90 Mbits/s serial and up to 13.0 Mbytes/s
parallel transport stream input interface
Direct interface to LSI Logic single-chip channel decoder devices,
such as the L64704, the L64768, and the L64724
Demux
PID ltering (32 user-programmable PIDs)
–
Hardware-assisted section ltering for 30 general-purpose PIDs
(PSI, SI, and Private)
–
Each lter includes 12 match bytes and 12 mask bytes
–
Each PID can select up to 32 lters simultaneously
Support of a Program Clock Reference (PCR) PID
CRC32 in parallel to all sections in the ltering process
Descrambler core compliant to DVB common scrambling
specications
Support for transport-level and PES-level descrambling
Seamless support of scrambled and unscrambled data
Support of up to 12 pairs of 64-bit keys
118bds Page 4 Wednesday, February 3, 1999 12:37 PM