
Index
IX-15
idle states
4-39
IEC
B-4
IEC - host copyright bit
4-87
IEC - host emphasis bits
4-87
IEC - overwrite copyright bit
4-88
IEC - overwrite emphasis bit
4-87
IEC958
B-4
subframe preamble
10-31
IEC958 bitstream conversions
10-19
,
10-21
IEC958 channel status
10-32
IEC958 formatted output
2-11
IEC958 stream syntax
10-30
IEC958 syntax
10-31
ignore sequence end bit
4-55
illegal bit error interrupt bit
4-8
image data
8-18
image formats
9-24
images
bitmap overlays
9-23
,
9-24
borders
9-13
color selection
2-8
continuous skipping
4-50
,
4-51
current frame
4-53
current image
4-53
display areas
9-5
display override
4-59
,
8-41
,
9-15
display rates
8-24
,
9-30
external OSD controller
9-32
fast forward
4-52
force broken link
4-54
frame center offsets
8-16
frame override
4-68
horizontal scaling
9-20
horizontal/vertical offset
9-6
ignore sequence end
4-55
large
9-19
location
9-2
motion compensation
4-54
quality
9-16
reconstructing
2-7
,
2-12
,
6-29
,
8-24
,
9-30
B pictures
8-43
,
9-19
chroma frame stores
7-9
error detection
4-78
force rate control
8-43
interlaced modes
8-31
luma frame stores
7-9
output bus
2-8
portions
9-34
refreshes and
4-41
rip forward mode and
8-41
start command
4-57
tearing problems
4-54
repeating
4-51
,
4-52
resolution
1-5
,
1-7
,
9-16
,
9-17
bitstream sample
10-3
enhancing
9-23
raster mapper increments
9-22
reducing
9-20
resolution enhancing
9-18
scaling
9-6
,
9-15
raster increment values and
9-23
sequence end code
4-3
,
8-46
single step command bit
4-53
single step status
4-53
size
1-5
,
7-9
,
9-15
doubling
9-16
skipping
4-50
,
8-35
small
9-13
source/target ratios
9-20
start code sequences
8-27
still
8-46
,
9-6
,
9-13
to
9-15
wide
9-32
impulse response A
9-21
impulse response B
9-22
initial pixel state
9-11
initializing display parameters
9-4
initiate memory test bit
4-92
input
audio bits
7-7
DAC interface
10-27
DREQn signal as
5-14
external OSD mode
9-32
horizontal timing
9-11
S/P DIF interface
10-29
sync timing
9-10
vertical sync pulse
4-68
input bitstream
4-12
parsing
10-12
types described
6-1
input FIFO See FIFO buffers
input formats
4-12
input signals
11-18
audio interface
2-9
channel interface
2-5
host interface
2-3
video interface
2-8
inputs
AC testing
11-4
integrated circuits
9-31
Intel-type processors
1-2
,
5-2
AC timing
11-12
data acknowledge/ready
2-4
enabling
2-3
host signals listed
5-2
pin/write indicator
2-4
read cycles timing diagram
11-13