
Video Decoder Registers
4-25
address. The Memory Interface of the L64105 converts the address to
an SDRAM address at a 256-byte boundary in SDRAM. This register
should only be updated while the channel is stopped (reset).
Registers 84–87 (0x054–0x057) Reserved
[7:0]
Figure 4.29
Registers 88 and 89 (0x058 and 0x059) Audio PES Header/System
Channel Buffer Start Address [13:0]
These registers allow the host to program the Audio PES Header/System
channel buffer start address. The address is entered as if it were the
upper 14 bits of a 21-bit address for a conventional 2M x 16 RAM
address. The Memory Interface of the L64105 converts the address to
an SDRAM address at a 256-byte boundary in SDRAM. This register
should only be updated while the channel is stopped (reset).
Figure 4.30
Registers 90 and 91 (0x05A and 0x05B) Audio PES Header/System
Channel Buffer End Address [13:0]
These registers allow the host to program the Audio PES Header/System
channel buffer end address. The address is entered as if it were the
upper 14 bits of a 21-bit address for a conventional 2M x 16 RAM
address. The Memory Interface of the L64105 converts the address to
an SDRAM address at a 256-byte boundary in SDRAM. This register
should only be updated while the channel is stopped (reset).
Registers 92–95 (0x05C–0x05F) Reserved
[7:0]
7
6
5
0
Reg. 88
LSB
Audio PES Header/System Channel Buffer Start Address [7:0]
R/W
Reg. 89
MSB
Reserved
Audio/System PES Buff Start Address [13:8]
R/W
7
6
5
0
Reg. 90
LSB
Audio PES Header/System Channel Buffer End Address [7:0]
R/W
Reg. 91
MSB
Reserved
Audio PES Header/System Channel Buffer End Address [13:8]
R/W