- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄299227 > IS3-L67132L-55 (TEMIC SEMICONDUCTORS) 2K X 8 DUAL-PORT SRAM, 55 ns, PQCC52 PDF資料下載
參數(shù)資料
| 型號(hào)： | IS3-L67132L-55 |
| 廠(chǎng)商： | TEMIC SEMICONDUCTORS |
| 元件分類(lèi)： | SRAM |
| 英文描述： | 2K X 8 DUAL-PORT SRAM, 55 ns, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁(yè)數(shù)： | 3/14頁(yè) |
| 文件大小： | 178K |
| 代理商： | IS3-L67132L-55 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
L67132/L67142
Rev. D (19 Fev. 97)
11
MATRA MHS
Timing Waveform of Read with BUSY (46, 47, 48) (For L 67132)
Notes :
46. To ensure that the earlier of the two port wins.
47. Write cycle parameters should be adhered to, to ensure proper writing.
48. Device is continuously enabled for both ports.
49. OE at L for the reading port.
Timing Waveform of Write with Port-to-port (50, 51, 52) (For L 67142 only)
Notes :
50. Assume BUSY = H for the writing port, and OE = L for the reading port.
51. Write cycle parameters should be adhered to, to ensure proper writing.
52. Device is continuously enabled for both ports.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IRD-L67132L-70 | 2K X 8 DUAL-PORT SRAM, 70 ns, PQFP64 |
| I4K-L67142V-55 | 2K X 8 DUAL-PORT SRAM, 55 ns, CQCC48 |
| M1K-L67142L-70/883 | 2K X 8 DUAL-PORT SRAM, 70 ns, CDIP48 |
| IS32WV10008ALL-85BI | 1M X 8 PSEUDO STATIC RAM, 85 ns, PBGA48 |
| IS42LS16800A | 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS3RV733-IP65 | 制造商:BACO Controls Inc 功能描述: |
| IS-400 | 制造商:BRAINBOXES 功能描述:CARD SERIAL PCI RS232 4PORT 制造商:Brainboxes 功能描述:INTASHIELD PCI 4XRS232 |
| IS40D | 制造商:IDEC CORPORATION 功能描述:SENS.IND. 10-30VDC PNP NO NC |
| IS40DK | 制造商:IDEC CORPORATION 功能描述:SENS.IND. 10-30VDC PNP NO NC |
| IS41 | 制造商:IDEC Corporation 功能描述:SENS.IND. 10-30VDC NPN NO |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。