參數(shù)資料
型號(hào): IS3-L67132L-55
廠商: TEMIC SEMICONDUCTORS
元件分類: SRAM
英文描述: 2K X 8 DUAL-PORT SRAM, 55 ns, PQCC52
封裝: PLASTIC, LCC-52
文件頁數(shù): 11/14頁
文件大?。?/td> 178K
代理商: IS3-L67132L-55
L67132/L67142
Rev. D (19 Fev. 97)
6
MATRA MHS
Data-Retention Mode
MHS CMOS RAMs are designed with battery backup in
mind. Data retention voltage and supply current are
guaranteed over temperature. The following rules insure
data retention :
1 – Chip select (CS) must be held high during data
retention ; within Vcc to VCCDR.
2 – CS must be kept between VCC – 0.2 V and 70 % of Vcc
during the power up and power down transitions.
3 – The RAM can begin operation > tRC after Vcc
reaches the minimum operating voltage (3 volts).
Timing
MAX
PARAMETER
TEST CONDITIONS (14)
COM
MIL
IND
AUTO
UNIT
ICCDR1
@ VCCDR = 2 V
10
20
A
Notes : 14. CS = Vcc, Vin = Gnd to Vcc.
AC Test Conditions
Input Pulse Levels : GND to 3.0 V
Input Rise/Fall Times : 5 ns
Input Timing Reference Levels : 1.5 V
Figure 1. Output Load.
Output Reference Levels : 1.5 V
Output Load : see figures 1, 2
Figure 2. Output load.
(For tHZ, tLZ, tWZ, and tOW)
相關(guān)PDF資料
PDF描述
IRD-L67132L-70 2K X 8 DUAL-PORT SRAM, 70 ns, PQFP64
I4K-L67142V-55 2K X 8 DUAL-PORT SRAM, 55 ns, CQCC48
M1K-L67142L-70/883 2K X 8 DUAL-PORT SRAM, 70 ns, CDIP48
IS32WV10008ALL-85BI 1M X 8 PSEUDO STATIC RAM, 85 ns, PBGA48
IS42LS16800A 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS3RV733-IP65 制造商:BACO Controls Inc 功能描述:
IS-400 制造商:BRAINBOXES 功能描述:CARD SERIAL PCI RS232 4PORT 制造商:Brainboxes 功能描述:INTASHIELD PCI 4XRS232
IS40D 制造商:IDEC CORPORATION 功能描述:SENS.IND. 10-30VDC PNP NO NC
IS40DK 制造商:IDEC CORPORATION 功能描述:SENS.IND. 10-30VDC PNP NO NC
IS41 制造商:IDEC Corporation 功能描述:SENS.IND. 10-30VDC NPN NO