參數(shù)資料
型號: HY5PS1G831ALFP-Y5
廠商: HYNIX SEMICONDUCTOR INC
元件分類: DRAM
英文描述: 128M X 8 DDR DRAM, PBGA68
封裝: FBGA-68
文件頁數(shù): 7/36頁
文件大?。?/td> 574K
代理商: HY5PS1G831ALFP-Y5
Rev. 0.7 / Oct. 2007
15
HY5PS1G431A(L)FP
HY5PS1G831A(L)FP
HY5PS1G1631A(L)FP
3.3.3 OCD default characteristics
Note :
1. Absolute Specifications ( Toper; VDD = +1.8V ±0.1V, VDDQ = +1.8V ±0.1V)
2. Impedance measurement condition for output source dc current: VDDQ=1.7V; VOUT=1420mV; (VOUT-
VDDQ)/Ioh must be less than 23.4 ohms for values of VOUT between VDDQ and VDDQ-280mV.
Impedance measurement condition for output sink dc current: VDDQ = 1.7V; VOUT = 280mV; VOUT/Iol must be
less than 23.4 ohms for values of VOUT between 0V and 280mV.
3. Mismatch is absolute value between pull-up and pull-dn, both are measured at same temperature and voltage.
4. Slew rate measured from vil(ac) to vih(ac).
5. The absolute value of the slew rate as measured from DC to DC is equal to or greater than the slew rate as
measured from AC to AC. This is guaranteed by design and characterization.
6. This represents the step size when the OCD is near 18 ohms at nominal conditions across all process
corners/variations and represents only the DRAM uncertainty. A 0 ohm value(no calibration) can only be achieved
if the OCD impedance is 18 ohms +/- 0.75 ohms under nominal conditions.
Output Slew rate load:
7. DRAM output slew rate specification applies to 400 , 533 and 667 MT/s speed bins.
8. Timing skew due to DRAM output slew rate mis-match between DQS / DQS and associated DQs is included in
tDQSQ and tQHS specification.
Description
Parameter
Min
Nom
Max
Unit
Notes
Output impedance
-
ohms
1
Output impedance step size for OCD calibration
0
1.5
ohms
6
Pull-up and pull-down mismatch
0
4
ohms
1,2,3
Output slew rate
Sout
1.5
-
5
V/ns
1,4,5,6,7,8
VTT
25 ohms
Output
(Vout)
Reference
point
相關(guān)PDF資料
PDF描述
HY5RS573225AFP-16L 8M X 32 DDR DRAM, 0.28 ns, PBGA136
HY5V28CF-S 16M X 8 SYNCHRONOUS DRAM, 6 ns, PBGA54
HY5V28CLF-S 16M X 8 SYNCHRONOUS DRAM, 6 ns, PBGA54
HY5V52CLF-6 8M X 32 SYNCHRONOUS DRAM, 5.4 ns, PBGA90
HY5V52EMP-H 8M X 32 SYNCHRONOUS DRAM, 5.4 ns, PBGA90
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY5PS1G831CFP 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G831CFP-C4 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G831CFP-E3 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G831CFP-S5 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G831CFP-Y5 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM