參數(shù)資料
型號: HY57V641620HGLT-KI
廠商: HYNIX SEMICONDUCTOR INC
元件分類: DRAM
英文描述: 4 Banks x 1M x 16Bit Synchronous DRAM
中文描述: 4M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
封裝: 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
文件頁數(shù): 2/12頁
文件大?。?/td> 145K
代理商: HY57V641620HGLT-KI
HY57V641620HG
Rev. 1.0/Jan. 02
2
PIN CONFIGURATION
PIN DESCRIPTION
PIN
PIN NAME
DESCRIPTION
CLK
Clock
The system clock input. All other inputs are registered to the SDRAM on the
rising edge of CLK
CKE
Clock Enable
Controls internal clock signal and when deactivated, the SDRAM will be one
of the states among power down, suspend or self refresh
CS
Chip Select
Enables or disables all inputs except CLK, CKE and DQM
BA0,BA1
Bank Address
Selects bank to be activated during RAS activity
Selects bank to be read/written during CAS activity
A0 ~ A11
Address
Row Address : RA0 ~ RA11, Column Address : CA0 ~ CA7
Auto-precharge flag : A10
RAS, CAS, WE
Row Address Strobe,
Column Address Strobe,
Write Enable
RAS, CAS and WE define the operation
Refer function truth table for details
LDQM, UDQM
Data Input/Output Mask
Controls output buffers in read mode and masks input data in write mode
DQ0 ~ DQ15
Data Input/Output
Multiplexed data input / output pin
V
DD
/V
SS
Power Supply/Ground
Power supply for internal circuits and input buffers
V
DDQ
/V
SSQ
Data Output Power/Ground
Power supply for output buffers
NC
No Connection
No connection
V
SS
DQ15
V
SSQ
DQ14
DQ13
V
DDQ
DQ12
DQ11
V
SSQ
DQ10
DQ9
V
DDQ
DQ8
V
SS
NC
UDQM
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
DD
DQ0
V
DDQ
DQ1
DQ2
V
SSQ
DQ3
DQ4
V
DDQ
DQ5
DQ6
V
SSQ
DQ7
V
DD
LDQM
/WE
/CAS
/RAS
/CS
BA0
BA1
A10/AP
A0
A1
A2
A3
V
DD
54pin TSOP II
400mil x 875mil
0.8mm pin pitch
相關PDF資料
PDF描述
HY57V641620HGLT-PI Ceramic Multilayer Capacitor; Capacitance:10000pF; Capacitance Tolerance:+/- 10 %; Working Voltage, DC:50V; Dielectric Characteristic:X7R; Package/Case:0805; Series:MLCC; Dielectric Material:Ceramic; Leaded Process Compatible:Yes
HY57V641620HGLT-SI CAP 0.01UF 50V 10% X7R SMD-0805 TR-13 PLATED-NI/SN
HY57V641620HGT-KI 4 Banks x 1M x 16Bit Synchronous DRAM
HY57V641620HGT-HI 4 Banks x 1M x 16Bit Synchronous DRAM
HY57V643220CT-47 4 Banks x 512K x 32Bit Synchronous DRAM
相關代理商/技術參數(shù)
參數(shù)描述
HY57V641620HGLT-P 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 16Bit Synchronous DRAM
HY57V641620HGLT-PI 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 16Bit Synchronous DRAM
HY57V641620HGLT-S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM
HY57V641620HGLT-SI 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 16Bit Synchronous DRAM
HY57V641620HGT-5 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 16Bit Synchronous DRAM