參數(shù)資料
型號: GM5110-H
廠商: Electronic Theatre Controls, Inc.
英文描述: XGA/SXGA LCD Controller
中文描述: 的XGA / SXGA LCD控制器
文件頁數(shù): 22/51頁
文件大小: 1379K
代理商: GM5110-H
***
Genesis Microchip Confidential ***
gm5110/20 Preliminary Data Sheet
June 2002
15
C5110-DAT-01C
5. Display Clock (DCLK) synthesized by Destination DDS (DDDS) PLL using IP_CLK as
the reference. The DDDS internal digital logic is driven by RCLK.
6. Half Reference Clock (RCLK/2) is the RCLK (see 2, above) divided by 2. Used as
OCM_CLK domain driver.
7. Quarter Reference Clock (RCLK/4) is the RCLK (see 2, above) divided by 4. Used as
alternative clock (faster than TCLK) to drive IFM.
8. ADC Output Clock (SENSE_ACLK) is a delay-adjusted ADC sampling clock, ACLK.
ACLK is derived from SCLK.
RCLK
PLL
SDDS
DDDS
/2
/4
SCLK
DCLK
RCLK/2
RCLK/4
HSYNC
IP_CLK
TCLK
DVI Rx
RC+
RC-
DVI_CLK
Figure 8.
Internally Synthesized Clocks
The on-chip clock domains are selected from the synthesized clocks as shown in Figure 9
below. These include:
1. Input Domain Clock (IP_CLK). Max = 165MHz
2. Host Interface and On-Chip Microcontroller Clock (OCM_CLK). Max = 100MHz
3. Filter and Display Pixel Clock (DP_CLK). Max = 135MHz
4. Source Timing Measurement Domain Clock (IFM_CLK). Max = 50MHz
5. ADC Domain Clock (ACLK). Max = 165MHz.
The clock selection for each domain as shown in the figure below is controlled using the
CLOCK_CONFIG registers (index 0x03 and 0x04).
相關PDF資料
PDF描述
GM5120 XGA/SXGA LCD Controller
GM5120-H XGA/SXGA LCD Controller
GM2126 ANALOG INTERFACE ONPANEL SXGA LCD CONTROLLER WITH RSDS TRANSMITTER
GM5115 ONPANEL LCD PANEL CONTROLLER
GM5115-H ONPANEL LCD PANEL CONTROLLER
相關代理商/技術參數(shù)
參數(shù)描述
GM5115 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ONPANEL LCD PANEL CONTROLLER
GM5115-H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ONPANEL LCD PANEL CONTROLLER
GM5120 制造商:未知廠家 制造商全稱:未知廠家 功能描述:XGA/SXGA LCD Controller
GM5120-H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:XGA/SXGA LCD Controller
GM5125 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ONPANEL LCD PANEL CONTROLLER