- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1915 > DS31256+ (Maxim Integrated Products)IC CTRLR HDLC 256-CHANNEL 256BGA PDF資料下載
參數(shù)資料
| 型號： | DS31256+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 123/183頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CTRLR HDLC 256-CHANNEL 256BGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 控制器類型： | HDLC 控制器 |
| 接口： | 串行 |
| 電源電壓： | 3 V ~ 3.6 V |
| 電流 - 電源： | 500mA |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-BBGA |
| 供應(yīng)商設(shè)備封裝： | 256-BGA（27x27） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁當(dāng)前第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁
DS31256 256-Channel, High-Throughput HDLC Controller
44 of 183
6. LAYER 1
6.1 General Description
Figure 6-1 shows the Layer 1 block. Each of the DS31256’s 16 Layer 1 ports can be configured to
support either a channelized application or an unchannelized application. Users can mix the applications
on the ports as needed. Some or all of the ports can be channelized, while the others can be configured as
unchannelized. A channelized application is defined as one that requires an 8kHz synchronization pulse
to subdivide the serial data stream into a set of 8-bit DS0 channels (also called time slots), which are
time division multiplexed (TDM) one after another. Ports running a channelized application require an
8kHz pulse at the RS and TS signals. An unchannelized application is defined as a synchronous clock
and data interface. No synchronization pulse is required and the RS and TS signals are forced low in this
application. Section 17 contains examples of some various configurations.
In channelized applications, the Layer 1 ports can be configured to operate in one of four modes, as
shown in Table 6-A. Each port is capable of handling one, two, or four T1/E1 data streams. When more
than one T1/E1 data stream is applied to the port, the individual T1/E1 data streams must be TDM into a
single data stream at either a 4.096MHz or 8.192MHz data rate. Since the DS31256 can map any HDLC
channel to any DS0 channel, it can support any form (byte interleaved, frame interleaved, etc.) of TDM
that the application may require. On a DS0-by-DS0 basis, the DS31256 can be configured to process all
8 bits (64kbps), the seven most significant bits (56kbps), or no data.
Table 6-A. Channelized Port Modes
MODE
FUNCTION
T1 (1.544MHz)
N x 64kbps or N x 56kbps; where N = 1 to 24 (one T1 data stream)
E1 (2.048MHz)
N x 64kbps or N x 56kbps; where N = 1 to 32 (one T1 or E1 data stream)
4.096MHz
N x 64kbps or N x 56kbps; where N = 1 to 64 (two T1 or E1 data streams)
8.192MHz
N x 64kbps or N x 56kbps; where N = 1 to 128 (four T1 or E1 data streams)
Each port in the Layer 1 block is connected to a slow HDLC engine. The slow HDLC engine can handle
channelized applications at speeds up to 8.192Mbps and unchannelized applications at speeds of up to
10Mbps. Ports 0 and 1 have the added capability of fast HDLC engines that can only handle
unchannelized applications but at speeds of up to 52MHz.
Each port has an associated receive port control register (RP[n]CR, where n = 0 to 15) and a transmit
port control register (TP[n]CR where n = 0 to 15). These control registers are defined in detail in
Section 6.2. They control all the circuitry in the Layer 1 block with the exception of the Layer 1 state
machine, which is shown in the center of the block diagram (Figure 6-1).
Each port contains a Layer 1 state machine that connects directly to the slow HDLC engine. It prepares
the raw incoming data for the slow HDLC engine and grooms the outgoing data. The Layer 1 state
machine performs a number of tasks that include the following:
Assigning the HDLC channel number to the incoming and outgoing data
Channelized local and network loopbacks
Channelized selection of 64kbps, 56kbps, or no data
Channelized transmits DS0 channel fill of all ones
Routing data to and from the BERT function
Routing data to the V.54 loop pattern detector
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3141+ | IC FRAMER DS3/E3 SNGL 144CSBGA |
| DS31412N | IC 12CH DS3/3 FRAMER 349-BGA |
| DS3150TN | IC LIU T3/E3/STS-1 IND 48-TQFP |
| DS3154N+ | IC LIU DS3/E3/STS-1 QD 144CSBGA |
| DS3164+ | IC ATM/PACKET PHY QUAD 400-BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS31256+ | 功能描述:輸入/輸出控制器接口集成電路 256Ch High Thruput HDLC Cntlr RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| DS31256B | 功能描述:輸入/輸出控制器接口集成電路 256Ch High Thruput HDLC Cntlr RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| DS31256DK | 功能描述:網(wǎng)絡(luò)開發(fā)工具 RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V |
| DS31256-W+ | 制造商:Maxim Integrated Products 功能描述:ENVOY 256 CHANNEL HDLC - WAIVER - Rail/Tube |
| DS312BNC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial Control IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。