- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366938 > CTMRM Configurable Timer Module Reference Manual PDF資料下載
參數(shù)資料
| 型號： | CTMRM |
| 英文描述： | Configurable Timer Module Reference Manual |
| 中文描述： | 配置定時(shí)器模塊參考手冊 |
| 文件頁數(shù)： | 37/164頁 |
| 文件大小： | 1148K |
| 代理商： | CTMRM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁
CTM
REFERENCE
MOTOROLA
3-1
INTERRUPTS
3
3
INTERRUPTS
This section describes the interrupt functions of the CTM and its submodules and how these
interrupts are passed to the CPU via the IMB. Interrupt requests from the CTM are treated as
exceptions by the CPU and are dealt with by the CPU’s exception processing routines. For a more
detailed description of exception processing in IMB based microprocessors, please refer to the
following Motorola publications:
–
–
CPU16 Central Processor Unit Reference Manual (CPU16RM/D)
CPU32 Central Processor Unit Reference Manual (CPU32RM/AD)
3.1
Interrupt levels on the IMB
The CTM and its submodules are capable of generating interrupts on eight different levels on the
intermodule bus (IMB). Interrupt levels, arbitration and a hardwired daisy-chain priority system of
the submodules in the CTM allow each of the many interrupt sources on the IMB to be uniquely
identified and to have a unique vector address.
Each CTM submodule contains an interrupt control register that sets the interrupt priority for the
submodule to one of eight levels (IL[2:0]). Level 7 is the highest priority level and level 0 disables
interrupts. (Note that the CPSM and the BIUSM do not have the capability to generate interrupts
and do not have interrupt vectors associated with them.)
When an interrupt is requested and is at a higher level than the current interrupt level set by the
interrupt or exception level mask in the CPU’s status register, the CPU starts an interrupt
acknowledge (IACK) cycle. The CTM compares the interrupt level it requested with the interrupt
level acknowledged by the CPU during the IACK cycle. If the levels match, arbitration with other
modules requesting service on the same interrupt level begins.
An interrupt of the same level as the CPU’s current interrupt or exception level mask cannot be
executed until the mask level reduces below that level, except for level 7 interrupts. Level 7 is non
maskable and exception processing on this level will be interrupted by other level 7 interrupts.
A higher level exception will interrupt a lower level exception routine, which must then wait until the
exception mask returns to its original level before continuing.
F
.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CTN368 | TRANSISTOR | BJT | NPN | 20V V(BR)CEO | 1A I(C) | TO-237AA |
| CTN369 | TRANSISTOR | BJT | PNP | 20V V(BR)CEO | 500MA I(C) | TO-237 |
| CTO1065 | Analog IC |
| CTS0003IB | Analog IC |
| CTS0024GB | Voltage-Feedback Operational Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CTMT001A | 制造商:Richco 功能描述:CABLE TIE SCREW MOUNT:NYL NATURA |
| CTMT002A | 制造商:Richco 功能描述:CABLE TIE SCREW MOUNT:NYL NATURA |
| CTMT003A | 制造商:Richco 功能描述:CABLE TIE SCREW MOUNT:NYL NATURA |
| CTMT004A | 制造商:Richco 功能描述:CABLE TIE SCREW MOUNT:NYL NATURA |
| CT-MVS.12P | 制造商:ABB Control 功能描述:Multi-function Timer 1C/O |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。