- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1909 > CS5376A-IQZ (Cirrus Logic Inc)IC FILTER DGTL MULTI-CH 64-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | CS5376A-IQZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 33/49頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FILTER DGTL MULTI-CH 64-TQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 濾波器類型： | 數(shù)字 |
| 濾波器數(shù)： | 4 |
| 濾波器階數(shù)： | 2nd |
| 電源電壓： | 3 V ~ 5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-TQFP（10x10） |
| 包裝： | 管件 |
| 配用： | 598-1778-ND - EVALUATION BOARD FOR CS5376 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FUSB2805 Rev. 1.0.3
39
F
USB2
8
0
5
—
USB2
.0
High
-S
pee
d
OTG
Tra
nsc
e
iv
e
rw
ith
UL
P
I
Inter
fac
e
USB Interrupt Status Register
– USB_INTR_STAT (13h Read Only)
These register bits indicate the current value of the
interrupt event source signal. Interrupt circuitry can be
powered down in any mode when both rising and falling
edge enables are disabled. To ensure interrupts are
detectable when CLOCK is powered down, the link
should enable both rising and falling edges.
Table 22. USB Interrupt Status Register
Field Name
Bits
Access
Reset
Description
HostDisconnect
0
rd
0b
Current value of UTMI+ HostDisconnect output. Applicable only in
host mode (DpPulldown and DmPulldown both set to 1b).
Automatically reset to 0b when low-power mode is entered.
VBUSValid
1
rd
0b
Current value of UTMI+ VBUSValid output.
SessValid
2
rd
0b
Current value of UTMI+ SessValid output. SessValid is the same as
UTMI+ AValid.
SessEnd
3
rd
0b
Current value of UTMI+ SessEnd output.
IDGnd
4
rd
0b
Current value of UTMI+ IDGnd output. IDGnd is valid 50ms after
IDPullup is set to 1b; otherwise, IDGnd is undefined and should be
ignored.
RESERVED
7:5
rd
Xb
Reserved
USB Interrupt Latch
– USB_INTR_L (14h Read Only with Auto-Clear)
These register bits are set by the FUSB2805 when an
unmasked change occurs on the corresponding internal
signal. The FUSB2805 automatically clears all bits
when the link reads this register or when low-power
mode is entered. The FUSB2805 also clears this
register when either 6-pin or 3-pin serial mode is
entered, regardless of the value of ClockSuspendM.
Interrupt circuitry can be powered down in any mode
when both rising and falling edge enables are disabled.
To ensure interrupts are detectable when CLOCK is
powered down, the link should enable both rising and
falling edges.
It is optional for the link to read the USB Interrupt Latch
register in synchronous mode because the RXCMD
byte already indicates the interrupt source directly.
Table 23. USB Interrupt Latch Register
Field Name
Bits
Access
Reset
Description
HostDisconnect Latch
0
rd
0b
Set to 1b by the FUSB2805 when an unmasked event occurs
on HostDisconnect. Cleared when this register is read.
Applicable only in host mode (DpPulldown and DmPulldown
both set to 1b).
VBUSValid Latch
1
rd
0b
Set to 1b by the FUSB2805 when an unmasked event occurs
on VBUSValid. Cleared when this register is read.
SessValid Latch
2
rd
0b
Set to 1b by the FUSB2805 when an unmasked event occurs
on SessValid. Cleared when this register is read. SessValid is
the same as UTMI+ AValid.
SessEnd Latch
3
rd
0b
Set to 1b by the FUSB2805 when an unmasked event occurs
on SessEnd. Cleared when this register is read.
IDGnd Latch
4
rd
0b
Set to 1b by the FUSB2805 when an unmasked event occurs
on IDGnd. Cleared when this register is read. IDGnd is valid
50 ms after IDPullup is set to 1b; otherwise, IDGnd is undefined
and should be ignored.
RESERVED
7:5
rd
0b
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS61577-IL1Z | IC LINE INTERFACE T1/E1 28PLCC |
| CS61584A-IQ3Z | IC LINE INTERFACE T1/E1 64LQFP |
| CS61884-IRZ | IC LN INTERF T1/E1/J1 160-LFBGA |
| CS8130-CS | IC IR TRANSCEIVER 2-5V 20-SSOP |
| CS8190EDWF20G | IC TACH/SPEEDO DRVR PREC 20SOICW |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5376A-IQZR | 功能描述:特殊用途放大器 LP Multi-Ch. Decimation Filter RoHS:否 制造商:Texas Instruments 通道數(shù)量:Single 共模抑制比（最小值）: 輸入補(bǔ)償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel |
| CS5376-BQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS5378 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter |
| CS5378_08 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter |
| CS5378-IS | 功能描述:特殊用途放大器 IC LP Single-Ch Decimation Filter RoHS:否 制造商:Texas Instruments 通道數(shù)量:Single 共模抑制比（最小值）: 輸入補(bǔ)償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。