參數(shù)資料
型號(hào): CD2481
廠商: Intel Corp.
英文描述: Programmable Four-Channel Communications Controller
中文描述: 可編程四通道通信控制器
文件頁(yè)數(shù): 58/222頁(yè)
文件大?。?/td> 974K
代理商: CD2481
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)當(dāng)前第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)
CD2481
Programmable Four-Channel Communications Controller
58
Datasheet
5.4.7.4
Append Mode
The Append mode reduces the CPU overhead required to provide asynchronous terminal echoing
functionality; this is also necessary for any similar application that involves an unpredictable data
stream. The A buffer can be set into Append mode by the ATBSTS register. This buffer can then
be used for the echoed data, while the B buffer is used for all other output data. The append buffer
allows data transmission to start from a buffer before all the data is available for transmission. For
example, terminal echoing requires that each character is echoed (or translated and echoed) before
the complete line is typed.
To operate in Append mode, the ATBADR and ATBCNT would be set as normal (the ATBCNT
can be zero), and the 2481OWN and the Append bit set in the ATBSTS. When any data is available
for transmission, it is placed in the RAM buffer by the CPU, and the total buffer byte count is
updated in the ATBCNT. The CD2481 now scans the ATBCNT register for any changes; if new
data is found, it is read from the buffer and transmitted.
When no more data is found in the append buffer, the CD2481 scans the B buffer for ownership. If
the B buffer is owned by the CD2481, then the data in that buffer is transmitted uninterrupted; at
the end of the transmission, the A buffer count continues to be scanned for new data.
For correct operation of this feature, the ATBCNT register should be updated with a word write
operation. If only byte access is possible, the value should not exceed 256 bytes. This mode allows
multiple transfers to be performed through a single buffer; it saves CPU overhead by either
processing multiple buffers or in handling interrupts with every character.
Line retransmission becomes as simple as
stepping back
in the buffer and resending. To terminate
the Append mode, a command can be given by the STCR register that causes the A buffer to be
terminated when all current data has been sent.
5.4.7.5
Transmit Bus Errors
When a transmit bus error interrupt is generated, the TISR and A/BTBSTS registers both indicate a
bus error status. The current transfer address is available in the TCBADR[0
3] registers, and the
bus error occurred on the last transfer that started at this address. This means the actual error
address can be up to 16 bytes further in the buffer.
Following a bus error condition, the CPU has the choice of either discontinuing the current buffer
or retrying from the start of the last transfer. To discontinue, the current buffer and the TermBuff
bit should be set when TEOIR is written to at the end of the interrupt. In Synchronous mode, the
frame is still in progress and needs to be aborted by the Special Transmit Command register
(STCR).
To retry the frame, the CPU should set the 2481OWN bit in the ATBSTS/BTBSTS register, and
not set the TermBuff bit when writing to TEOIR at the end of the interrupt. This causes the last
transfer to be retried; should a bus error occur again, the above procedure is repeated. The CPU
should check to ensure that a bad location is not continually retried.
5.4.7.6
Receive Buffer Interrupts
When a receive buffer is complete, the CD2481 generates an end-of-frame receive exception
interrupt. It provides the CPU with RISR status and information on which buffer is complete.
相關(guān)PDF資料
PDF描述
CD3086 General Purpose NPN Transistor Array
CD4000 CMOS NOR Gates
CD4001 CMOS NOR Gates
CD4002 CMOS NOR Gates
CD40011 Quad 2-Input NOR,NAND Buffered B Series Gate
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD24B3 031573 制造商:Comair Rotron 功能描述:FAN 254MM 24VDC
CD24B3 制造商:Comair Rotron 功能描述:FAN 254MM 24VDC
CD-250 制造商:Stellar Labs 功能描述:CD / USB Media Player with FM Tuner - MP3 and WMA
CD2500R1 制造商:LOGETR 功能描述:
CD250-3KVM.25 制造商:Yageo / Phycomp 功能描述:CD250-3KVM.25