參數(shù)資料
型號: AX88790L
廠商: ASIX Electronics Corporation
英文描述: 10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller
中文描述: 一個10/100Base 3合1的PCMCIA快速以太網(wǎng)控制器
文件頁數(shù): 31/60頁
文件大?。?/td> 633K
代理商: AX88790L
ASIX ELECTRONICS CORPORATION
31
AX88790 L 3-in-1 PCMCIA Fast Ethernet Controller
4.4.6 MR5 –Autonegotiation Link Partner (LP) Ability Register (Next Page) Bit
Descriptions
FIELD
TYPE
5.15
(LP_NEXT_PAGE)
page to be transmitted. Logic 1 indicates that additional pages will follow.
5.14 (LP_ACK)
R
Acknowledge.
When this bit is set to a logic 1, it indicates that the link
partner has successfully received its partner’s link code word.
5.13
(LP__MES_PAGE)
differentiate a message page (logic 1) from an unformatted page (logic 0).
5.12 (LP_ACK2)
R
Acknowledge 2.
This bit is used by the NEXT_PAGE function to indicate
that a device has the ability to comply with the message (logic 1) or not
(logic 0).
5.11 (LP_TOGGLE)
R
Toggle
. This bit is used by the arbitration function to ensure
synchroniza-tion with the link partner during next page exchange. Logic 0
indicates that the previous value of the transmitted link code word was logic
1. Logic 1 indicates that the previous value of the transmitted link code word
was logic 0.
5.10:0 (MCF)
R
Message/Unformatted Code Field
. With these 11 bits, there are 2048
possible messages. Message code field definitions are described in annex
28C of the IEEE 802.3u standard.
DESCRIPTION
R
Next Page
. When this bit is set to logic 0, it indicates that this is the last
R
Message Page.
This bit is used by the NEXT _PAGE function to
4.4.7 MR6 – Autonegotiation Expansion Register Bit Descriptions
FIELD
TYPE
6.15:5 (RESERVED)
R
Reserved
.
6.4
(PAR_DET_FAULT)
has been detected in the parallel detection function. This fault is due to more
than one technology detecting concurrent link conditions. This bit can only
be cleared by reading this register.
6.3
(LP_NEXT_PAGE_AB
LE)
6.2
(NEXT_PAGE_ABLE)
NEXT_PAGE function.
6.1 (PAGE_REC)
R/LH
Page Received
. When this bit is set to 1, it indicates that a NEXT_PAGE
has been received.
6.0
(LP_NWAY_ABLE)
indicates that the link partner is autonegotiation capable.
DESCRIPTION
R/LH
Parallel Detection Fault.
When this bit is set to 1, it indicates that a fault
R
Link Partner Next Page Able.
When this bit is set to 1, it indicates that the
link partner supports the next page function.
R
Next Page Able.
This bit is set to 1, indicating that this device supports the
R
Link Partner Autonegotiation Capable.
When this bit is set to 1, it
相關(guān)PDF資料
PDF描述
AX88796BLF IC,MC14411P
AX88796BLI Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller
AX88872P 10/100BASE Dual Speed “Swipeater” Controller
AX9902MS 2N and 2P-Channel Enhancement Mode Power MOSFET
AX9902MSA 2N and 2P-Channel Enhancement Mode Power MOSFET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AX88796 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3-in-1 Local Bus Fast Ethernet Controller
AX88796ALF 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 128PIN
AX88796BLF 制造商:Asix Electronics 功能描述:IEEE802.3 / IEEE802.3u LAN standard Ethernet 3.3V 64LQFP Tray 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 64PIN
AX88796BLI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High-Performance Non-PCI Single-Chip 8/16 bit 10/100M Fast Ethernet Controller
AX88796C 制造商:ASIX 制造商全稱:ASIX 功能描述:Low-Power SPI or Non-PCI Ethernet Controller