- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375384 > AX88790L (ASIX Electronics Corporation) 10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | AX88790L |
| 廠商： | ASIX Electronics Corporation |
| 英文描述： | 10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller |
| 中文描述： | 一個10/100Base 3合1的PCMCIA快速以太網(wǎng)控制器 |
| 文件頁數(shù)： | 23/60頁 |
| 文件大小： | 633K |
| 代理商： | AX88790L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
ASIX ELECTRONICS CORPORATION
23
AX88790 L 3-in-1 PCMCIA Fast Ethernet Controller
4.3.3 Interrupt mask register (IMR) Offset 0FH (Write)
FIELD
NAME
7
-
Reserved
6
RDCE DMA Complete Interrupt Enable. Default “l(fā)ow” disabled.
5
CNTE Counter Overflow Interrupt Enable. Default “l(fā)ow” disabled.
4
OVWE Overwrite Interrupt Enable. Default “l(fā)ow” disabled.
3
TXEE Transmit Error Interrupt Enable. Default “l(fā)ow” disabled.
2
RXEE Receive Error Interrupt Enable. Default “l(fā)ow” disabled.
1
PTXE Packet Transmitted Interrupt Enable. Default “l(fā)ow” disabled.
0
PRXE Packet Received Interrupt Enable. Default “l(fā)ow” disabled.
DESCRIPTION
4.3.4 Data Configuration Register (DCR) Offset 0EH (Write)
FIELD
NAME
7
RDCR Remote DMA always completed
6:2
-
Reserved
1
BOS
Byte Order Select
0: MS byte placed on AD15:AD8 and LS byte on AD7-AD0 (80X86).
1: MS byte placed on AD7::AD0 and LS byte on AD15:AD0(68K)
0
WTS
Word Transfer Select
0 : Selects byte-wide DMA transfers.
1 : Selects word-wide DMA transfers.
DESCRIPTION
4.3.5 Transmit Configuration Register (TCR) Offset 0DH (Write)
FIELD
NAME
7
FDU
Full Duplex :
This bit indicates the current media mode is Full Duplex or not.
0 : Half duplex
1 : Full duplex
6
PD
Pad Disable
0 : Pad will be added when packet length less than 60.
1 : Pad will not be added when packet length less than 60.
5
RLO
Retry of late collision
0 : Don’t retransmit packet when late collision happens.
1 : Retransmit packet when late collision happens.
4:3
-
Reserved
2:1
LB1,LB0 Encoded Loop-back Control
These encoded configuration bits set the type of loop-back that is to be performed.
LB1 LB0
Mode 0 0 0 Normal operation
Mode 1 0 1 Internal NIC loop-back
Mode 2 1 0 PHYcevisor loop-back
0
CRC
Inhibit CRC
0 : CRC appended by transmitter.
1 : CRC inhibited by transmitter.
DESCRIPTION
相關PDF資料 |
PDF描述 |
|---|---|
| AX88796BLF | IC,MC14411P |
| AX88796BLI | Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller |
| AX88872P | 10/100BASE Dual Speed “Swipeater” Controller |
| AX9902MS | 2N and 2P-Channel Enhancement Mode Power MOSFET |
| AX9902MSA | 2N and 2P-Channel Enhancement Mode Power MOSFET |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AX88796 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3-in-1 Local Bus Fast Ethernet Controller |
| AX88796ALF | 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 128PIN |
| AX88796BLF | 制造商:Asix Electronics 功能描述:IEEE802.3 / IEEE802.3u LAN standard Ethernet 3.3V 64LQFP Tray 制造商:ASIX 功能描述:10/100 MAC,COMMERCIAL 64PIN |
| AX88796BLI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High-Performance Non-PCI Single-Chip 8/16 bit 10/100M Fast Ethernet Controller |
| AX88796C | 制造商:ASIX 制造商全稱:ASIX 功能描述:Low-Power SPI or Non-PCI Ethernet Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。