
ASIX ELECTRONICS CORPORATION
2
AX88790 L 3-in-1 PCMCIA Fast Ethernet Controller
CONTENTS
1.0 INTRODUCTION .............................................................................................................................................. 5
1.1 G
ENERAL
D
ESCRIPTION
:..................................................................................................................................... 5
1.2 AX88790 B
LOCK
D
IAGRAM
:.............................................................................................................................. 5
1.3 AX88790 P
IN
C
ONNECTION
D
IAGRAM
............................................................................................................... 6
2.0 SIGNAL DESCRIPTION................................................................................................................................... 7
2.1 PCMCIA B
US
I
NTERFACE
S
IGNALS
G
ROUP
......................................................................................................... 7
2.2 EEPROM S
IGNALS
G
ROUP
................................................................................................................................ 8
2.3 MII
INTERFACE SIGNALS GROUP
.......................................................................................................................... 8
2.4 10/100M
BPS
T
WISTED
-P
AIR
I
NTERFACE PINS GROUP
........................................................................................... 9
2.5 B
UILT
-
IN
PHY LED
INDICATOR PINS GROUP
....................................................................................................... 9
2.6 M
ODEM INTERFACE PINS GROUP
.......................................................................................................................... 9
2.7 G
ENERAL
P
URPOSE
I/O
PINS GROUP
.................................................................................................................. 10
2.8 M
ISCELLANEOUS PINS GROUP
............................................................................................................................ 11
2.9 P
OWER ON CONFIGURATION SETUP SIGNALS CROSS REFERENCE TABLE
................................................................ 12
3.0 MEMORY AND I/O MAPPING...................................................................................................................... 13
3.1 EEPROM M
EMORY
M
APPING
.......................................................................................................................... 13
3.2 A
TTRIBUTE
M
EMORY
M
APPING
........................................................................................................................ 13
3.3 I/O M
APPING
................................................................................................................................................... 14
3.4 SRAM M
EMORY
M
APPING
.............................................................................................................................. 14
4.0 REGISTERS OPERATION............................................................................................................................. 15
4.1 PCMCIA F
UNCTION
C
ONFIGURATION
R
EGISTER
S
ET OF
LAN........................................................................... 15
4.1.1 Configuration Option Register of LAN (LCOR) Offset 3C0H (Read/Write)............................................... 16
4.1.2 Configuration and Status Register of LAN (LCSR) Offset 3C2H (Read/Write) ......................................... 17
4.1.3 I/O Base Register 0/1 of LAN (LIOBASE0/1) Offset 3CAH/3CCH (Read/Write) ...................................... 17
4.2 PCMCIA F
UNCTION
C
ONFIGURATION
R
EGISTER
S
ET OF
MODEM.................................................................... 18
4.2.1 Configuration Option Register of MODEM (MCOR) Offset 3E0H (Read/Write)...................................... 18
4.2.2 Configuration and Status Register of MODEM (MCSR) Offset 3E2H (Read/Write)................................. 19
4.2.3 I/O Base Register 0/1 of MODEM (MIOBASE0/1) Offset 3EAH/3ECH (Read/Write) .............................. 19
4.3 MAC C
ORE
R
EGISTERS
.................................................................................................................................... 20
4.3.1 Command Register (CR) Offset 00H (Read/Write)................................................................................... 22
4.3.2 Interrupt Status Register (ISR) Offset 07H (Read/Write).......................................................................... 22
4.3.3 Interrupt mask register (IMR) Offset 0FH (Write).................................................................................... 23
4.3.4 Data Configuration Register (DCR) Offset 0EH (Write).......................................................................... 23
4.3.5 Transmit Configuration Register (TCR) Offset 0DH (Write) .................................................................... 23
4.3.6 Transmit Status Register (TSR) Offset 04H (Read)................................................................................... 24
4.3.7 Receive Configuration (RCR) Offset 0CH (Write).................................................................................... 24
4.3.8 Receive Status Register (RSR) Offset 0CH (Read) ................................................................................... 24
4.3.9 Inter-frame gap (IFG) Offset 16H (Read/Write)....................................................................................... 24
4.3.10 Inter-frame gap Segment 1(IFGS1) Offset 12H (Read/Write)................................................................. 25
4.3.11 Inter-frame gap Segment 2(IFGS2) Offset 13H (Read/Write)................................................................. 25
4.3.12 MII/EEPROM Management Register (MEMR) Offset 14H (Read/Write)................................................. 25
4.3.13 Test Register (TR) Offset 15H (Write).................................................................................................... 25
4.3.14 Test Register (TR) Offset 15H (Read) .................................................................................................... 25
4.3.15 General Purpose Input Register (GPI) Offset 17H (Read)...................................................................... 26
4.3.16 GPO and Control (GPOC) Offset 17H (Write)....................................................................................... 26
4.4 T
HE
E
MBEDDED
PHY R
EGISTERS
..................................................................................................................... 27
4.4.1 MR0 -- Control Register Bit Descriptions................................................................................................. 28
4.4.2 MR1 -- Status Register Bit Descriptions................................................................................................... 29
4.4.3 MR2, MR3 -- Identification Registers (1 and 2) Bit Descriptions.............................................................. 30
4.4.4 MR4 – Autonegotiation Advertisement Registers Bit Descriptions............................................................ 30
4.4.5 MR5 – Autonegotiation Link Partner Ability (Base Page) Register Bit Descriptions................................. 30