- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2066 > AS3543-ECTP (ams)IC CODEC AUDIO FRONT END 68CTBGA PDF資料下載
參數(shù)資料
| 型號： | AS3543-ECTP |
| 廠商： | ams |
| 文件頁數(shù)： | 18/92頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CODEC AUDIO FRONT END 68CTBGA |
| 標準包裝： | 4,000 |
| 類型： | 音頻編解碼器 |
| 應用： | 便攜式音頻，電話 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-TFBGA |
| 供應商設備封裝： | 68-CTBGA（6x6） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
www.austriamicrosystems.com
Revision 1.11
24 - 91
AS3543 3v2
Data Sheet - D e t a i l e d D e s c r i p t i o n - A u d i o F u n c t i o n s
8.5.3
I2S Modes
The AFE can be operated either in Slave Mode or in Slave Mode with the master clock directly signalled via pin MCLK.
The master clock (MCLK) is the necessary internal over-sampling clock for the DAC and ADC (e.g. 128*fs, fs=audio
sampling frequency)
In Slave Mode the PLL generates the master clock based on LRCK. Thus the PLL needs to be preset to the expected
sampling frequency. The ranges are 8kS-23kS (8kHz-23kHz) and 24kS-48kS (24kHz-48kHz). Please refer to register
1A-7h.
Figure 11. I2S Modes
8.5.4
Clock Supervision
The digital audio interface automatically checks the LRCK. An interrupt can be generated when the state of the LRCK
input changes. A bit in the interrupt register represents the actual state (present or not present) of the LRCK.
8.5.5
Signal Description
The digital audio interface uses the standard I2S format:
left justified
MSB first
one additional leading bit
The on-chip synchronization circuit allows any bit-count up 32bit. When there are less than 18 bits sampled, the data
sample is completed with “0”s. In I2S direct mode the data length has to be minimum 18 bits.
The ADC output is always 14 bit. If more SCLK pulses are provided, only the first 14 will be significant. All following bits
will be “0”.
SCLK has not to be necessarily synchronous to LRCK but the high going edge has to be separate from LRCK edges.
The LRCK signal has to be derived from a jitter-free clock source, because the on-chip PLL is generating a clock for
the digital filter, which has to be always in correct phase lock condition to the external LRCK.
Please observe that LRCK has to be activated before enabling the ADC.
ams
AG
Technical
content
still
valid
相關PDF資料 |
PDF描述 |
|---|---|
| ASM2I9940LG-32LT | IC CLK BUFFER 2:18 250MHZ 32LQFP |
| ASM3P2780AF-06OR | IC FREQ MOD 4X EMI REDUCT 6TSOP |
| AT42QT1011-MAH | IC SENSR TOUCH/PROX 1CH 8-UDFN |
| AT42QT2161-MMU | IC TOUCH SENSOR 16KEY 28QFN |
| B300W35A102E1G | IC PROCESSOR AUDIO 24BIT WLCSP |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS35490FLF | 制造商:TT Electronics / IRC 功能描述:AS35490FLF |
| AS35490HLF | 制造商:TT Electronics / IRC 功能描述:AS35490HLF |
| AS35490JLF | 制造商:TT Electronics / IRC 功能描述:AS35490JLF |
| AS35491FLF | 制造商:TT Electronics / IRC 功能描述:AS35491FLF |
| AS35491HLF | 制造商:TT Electronics / IRC 功能描述:AS35491HLF |
發(fā)布緊急采購，3分鐘左右您將得到回復。