- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10747 > AFE7222IRGCR (Texas Instruments)IC AFE 12BIT 65/130MSPS 64VQFN PDF資料下載
參數(shù)資料
| 型號： | AFE7222IRGCR |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 26/106頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AFE 12BIT 65/130MSPS 64VQFN |
| 標準包裝： | 2,000 |
| 位數(shù)： | 12 |
| 通道數(shù)： | 4 |
| 功率（瓦特）： | 610mW |
| 電壓 - 電源，模擬： | 2.85 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 1.7 V ~ 1.9 V |
| 封裝/外殼： | 64-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 64-VQFN 裸露焊盤（9x9） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
SLOS711B – NOVEMBER 2011 – REVISED MARCH 2012
Register Name – CONFIG8 – Address 0x10D, Default = 0x00
<7>
<6>
<5>
<4>
<3>
<2>
<1>
<0>
TX_GLOBAL_SER_
TX_QMC_GAIN_PH_
TX_QMC_OFF_
TX_DIV_SER_
TX_CMIX_SER_
TX_FIFO_SER_
IF_SYNC
SER_IF_SYNC
IF_SYNC
TX_FIFO_SER_IF_SYNC – A rising edge on this bit is used as the sync source for TX FIFO. This is
applicable
when
TX_GLOBAL_SYNC_DIS
is
set,
and
TX_FIFO_SYNC_DIS
is
cleared,
and
TX_FIFO_SYNC_SRC specifies serial interface bit to be the sync source for the FIFO.
TX_CMIX_SER_IF_SYNC – A rising edge on this bit is used as the sync source for TX CMIX. This is
applicable
when
TX_GLOBAL_SYNC_DIS
is
set,
and
TX_CMIX_SYNC_DIS
is
cleared,
and
TX_CMIX_SYNC_SRC specifies serial interface bit to be the sync source for the TX CMIX.
TX_DIV_SER_IF_SYNC – A rising edge on this bit is used as the sync source for TX Divider. This is
applicable
when
TX_GLOBAL_SYNC_DIS
is
set,
and
TX_DIV_SYNC_DIS
is
cleared,
and
TX_DIV_SYNC_SRC specifies serial interface bit to be the sync source for the TX Divider.
TX_QMC_OFF_SER_IF_SYNC – A rising edge on this bit is used as the sync source for TX QMC Offset
correction block. This is applicable when TX_GLOBAL_SYNC_DIS is set, and TX_QMC_OFF_SYNC_DIS
is cleared, and TX_QMC_OFF_SYNC_SRC specifies serial interface bit to be the sync source for the TX
QMC Offset correction.
TX_QMC_GAIN_PH_SER_IF_SYNC – A rising edge on this bit is used as the sync source for TX QMC
Gain
Phase
correction
block.
This
is
applicable
when
TX_GLOBAL_SYNC_DIS
is
set,
and
TX_QMC_GAIN_PH_SYNC_DIS is cleared, and TX_QMC_GAIN_PH_SYNC_SRC specifies serial
interface bit to be the sync source for the TX QMC Gain Phase correction.
TX_GLOBAL_SER_IF_SYNC – A rising edge on this is used as the sync source for TX. This is applicable
when TX_GLOBAL_SYNC_DIS is cleared, and TX_GLOBAL_SYNC_SRC(1:0) specifies serial interface
bit to be the sync source for TX.
Register Name – CONFIG9 – Address 0x10E, Default = 0x00
<7>
<6>
<5>
<4>
<3>
<2>
<1>
<0>
TX_QMC_CORR_
TX_QMC_OFFSET_
TX_QMC_GAIN_PH_
TX_QMC_OFF_
ENA
SYNC_NEEDED
TX_QMC_OFF_SYNC_NEEDED – Specifies if syncing is needed for TX QMC Offset Correction . If set,
QMC Offset values programmed in the serial interface registers are not applied to the QMC Offset
correction block until a sync is applied.
TX_QMC_GAIN_PH_SYNC_NEEDED – Specifies if syncing is needed for TX QMC Gain Phase
Correction. If set, QMC gain and Phase values programmed into the serial interface registers are not
applied to the QMC Gain Phase correction block until a sync is applied.
TX_QMC_OFFSET_ENA – Enables TX QMC Offset Correction. Common for both channels.
TX_QMC_CORR_ENA – Enable TX QMC Gain Phase Correction. Common for both channels. Note that
by
default,
the
TX_QMC_GAINA(2:0)
and
TX_QMC_GAINB(2:0)
are
set
to
0.
So
when
TX_QMC_CORR_ENA is written, the output goes to zero until the time TX_QMC_GAINA(2:0) and
TX_QMC_GAINB(2:0) are written to the desired value.
Register Name – CONFIG10 – Address 0x10F Default = 0x00 (Optionally Synced)
<7>
<6>
<5>
<4>
<3>
<2>
<1>
<0>
TX_QMC_OFFSETA(12:5)
TX_QMC_OFFSETA(12:5) – Upper 8 bits of DAC A Offset Correction . The lower 5 bits are in CONFIG11
Register. Offset is a signed value (2s complement).
26
REGISTER DESCRIPTIONS
Copyright 2011–2012, Texas Instruments Incorporated
相關PDF資料 |
PDF描述 |
|---|---|
| JKXFD0G07MSSDPGR | CONN PLUG 7POS CABLE PIN SLD |
| VE-B3W-IV | CONVERTER MOD DC/DC 5.5V 150W |
| VE-B3T-IV | CONVERTER MOD DC/DC 6.5V 150W |
| VI-J3L-MY-F2 | CONVERTER MOD DC/DC 28V 50W |
| VI-B6V-MX-F1 | CONVERTER MOD DC/DC 5.8V 75W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AFE7222IRGCT | 功能描述:射頻前端 Dual 12B,65MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-32 |
| AFE7225 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Analog Front End Wideband Mixed-Signal Transceiver |
| AFE7225EVM | 功能描述:射頻開發(fā)工具 AFE7225 Eval Mod RoHS:否 制造商:Taiyo Yuden 產(chǎn)品:Wireless Modules 類型:Wireless Audio 工具用于評估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V |
| AFE7225IRGC25 | 功能描述:射頻前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-32 |
| AFE7225IRGCR | 功能描述:射頻前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數(shù)據(jù)速率:54 Mbps 噪聲系數(shù): 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。