參數資料
型號： AFE7222IRGCR
廠商： Texas Instruments
文件頁數： 103/106頁
文件大?。?/td> 0K
描述： IC AFE 12BIT 65/130MSPS 64VQFN
標準包裝： 2,000
位數： 12
通道數： 4
功率（瓦特）： 610mW
電壓 - 電源，模擬： 2.85 V ~ 3.6 V
電壓 - 電源，數字： 1.7 V ~ 1.9 V
封裝/外殼： 64-VFQFN 裸露焊盤
供應商設備封裝： 64-VQFN 裸露焊盤（9x9）
包裝： 帶卷 (TR)
DAC_DCLKIN
DACDATA <11:0>
A
B
A
B
A
B
SLOS711B – NOVEMBER 2011 – REVISED MARCH 2012
C<8> = Bit D2 of regster address 03F
C<7> = Bit D1 of regster address 03F
C<6> = Bit D0 of regster address 03F
C<5> = Bit D7 of regster address 040
C<4> = Bit D6 of regster address 040
C<3> = Bit D5 of regster address 040
C<2> = Bit D4 of regster address 040
C<1> = Bit D3 of regster address 040
C<0> = Bit D2 of regster address 040
For example, programming registers (Address 03F Data 29) and (Address 040 Data 34) replaces the
normal ADC data for both channels with the static binary code 101001001101.
DAC input format:
The DAC input format is also 2s complement similar to the ADC.
Full scale DAC current:
The full scale DAC current (IOUTFS) is set by the resistor (of value RBIASJ) on the BIASJ pin.
IOUTFS = 19.2/RBIASJ.
For RBIASJ=960
Ω, IOUTFS = 20 mA
For the 12-bit input code (where CODE is the decimal representation of the DAC data input word in
straight offset binary format):
IOUTP = IOUTFS × CODE / 4096
IOUTN = IOUTFS × (4096 – CODE) / 4096
TX data input (CMOS mode):
The TX input data format is also DDR CMOS. The rising edge of the DAC_DCLKIN latches the Channel A
data inside the AFE7225/7222, and the falling edge latches the Channel B data. The clock rate of
DAC_DCLKIN is same as the input clock rate when interpolation is not set. When 2X interpolation is set, it
should be half the input clock rate, and when 4X interpolation is set, it should be one-fourth the input clock
rate.
Figure 11-2. TX CMOS Input Interface
Interpolation:
While interpolating by a factor of 2, the DAC_DCLKIN rate should be set to half of the input clock rate.
The 2X interpolation mode on the TX side can be set by the following register : Address 106, Data 05.
Powerdown modes:
The device has several powerdown modes which provide a tradeoff between power consumed and speed
of recovery from powerdown. The nature of the powerdown mode can be set through the registers. Also
the assertion of the powerdown can be done either through the PDN pin or through a register bit.
While using the PDN pin to control the powerdown state, the following are the register configurations (see
specifications table for recovery times)
Global powerdown mode through PDN pin : Set Address 207, Data 20, and control PDN pin to assert/
de-assert global powerdown mode. Most functions are shutdown.
96
QUICK GUIDE
Copyright 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): AFE7222 AFE7225
相關PDF資料
PDF描述
JKXFD0G07MSSDPGR CONN PLUG 7POS CABLE PIN SLD
VE-B3W-IV CONVERTER MOD DC/DC 5.5V 150W
VE-B3T-IV CONVERTER MOD DC/DC 6.5V 150W
VI-J3L-MY-F2 CONVERTER MOD DC/DC 28V 50W
VI-B6V-MX-F1 CONVERTER MOD DC/DC 5.8V 75W
相關代理商/技術參數
參數描述
AFE7222IRGCT 功能描述:射頻前端 Dual 12B,65MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數據速率:54 Mbps 噪聲系數: 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-32
AFE7225 制造商:TI 制造商全稱:Texas Instruments 功能描述:Analog Front End Wideband Mixed-Signal Transceiver
AFE7225EVM 功能描述:射頻開發(fā)工具 AFE7225 Eval Mod RoHS:否 制造商:Taiyo Yuden 產品:Wireless Modules 類型:Wireless Audio 工具用于評估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V
AFE7225IRGC25 功能描述:射頻前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數據速率:54 Mbps 噪聲系數: 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-32
AFE7225IRGCR 功能描述:射頻前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 類型: 工作頻率:2.4 GHz, 5 GHz 最大數據速率:54 Mbps 噪聲系數: 工作電源電壓:3.3 V 電源電流:180 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-32
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*