- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1901 > ADV7183BBSTZ (Analog Devices Inc)IC VIDEO DECODER NTSC 80-LQFP PDF資料下載
參數(shù)資料
| 型號： | ADV7183BBSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/100頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC VIDEO DECODER NTSC 80-LQFP |
| 產(chǎn)品培訓模塊： | Interfacing AV Converters to Blackfin Processors |
| 標準包裝： | 1 |
| 類型： | 視頻解碼器 |
| 應用： | 投影儀，錄音機，安全 |
| 電壓 - 電源，模擬： | 3.15 V ~ 3.45 V |
| 電壓 - 電源，數(shù)字： | 1.65 V ~ 2 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應商設備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 788 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
ADV7183B
Rev. B | Page 12 of 100
Table 7. Pin Function Descriptions
Pin No.
Mnemonic
Type
Description
3, 9, 14, 31, 71
DGND
G
Digital Ground.
39, 40, 47, 53, 56
AGND
G
Analog Ground.
4, 15
DVDDIO
P
Digital I/O Supply Voltage (3.3 V).
10, 30, 72
DVDD
P
Digital Core Supply Voltage (1.8 V).
50
AVDD
P
Analog Supply Voltage (3.3 V).
38
PVDD
P
PLL Supply Voltage (1.8 V).
42, 44, 46, 58, 60,
62, 41, 43, 45, 57,
59, 61
AIN1 to AIN12
I
Analog Video Input Channels.
11
INTRQ
O
Interrupt Request Output. Interrupt occurs when certain signals are detected on the input
video. See the interrupt register map in
133H
Table 83.
13, 16 to 18, 25, 34,
35, 63, 65, 69, 70,
77, 78
NC
No Connect Pins.
33, 32, 24, 23, 22,
21, 20, 19, 8, 7, 6, 5,
76, 75, 74, 73
P0 to P15
O
Video Pixel Output Port.
2
HS
O
Horizontal Synchronization Output Signal.
1
VS
O
Vertical Synchronization Output Signal.
80
FIELD
O
Field Synchronization Output Signal.
67
SDA
I/O
I2C Port Serial Data Input/Output Pin.
68
SCLK
I
I2C Port Serial Clock Input. Maximum clock rate of 400 kHz.
66
ALSB
I
This pin selects the I2C address for the ADV7183B. ALSB set to Logic 0 sets the address for a
write as 0x40; for ALSB set to logic high, the address selected is 0x42.
64
RESET
I
System Reset Input, Active Low. A minimum low reset pulse width of 5 ms is required to
reset the ADV7183B circuitry.
27
LLC1
O
This is a line-locked output clock for the pixel data output by the ADV7183B. Nominally
27 MHz, but varies up or down according to video line length.
26
LLC2
O
This is a divide-by-2 version of the LLC1 output clock for the pixel data output by the
ADV7183B. Nominally 13.5 MHz, but varies up or down according to video line length.
29
XTAL
I
This is the input pin for the 28.6363 MHz crystal, or can be overdriven by an external 3.3 V,
27 MHz clock oscillator source. In crystal mode, the crystal must be a fundamental crystal.
28
XTAL1
O
This pin should be connected to the 28.6363 MHz crystal or left as a no connect if an
external 3.3 V, 27 MHz clock oscillator source is used to clock the ADV7183B. In crystal
mode, the crystal must be a fundamental crystal.
36
PWRDN
I
A logic low on this pin places the ADV7183B in a power-down mode. Refer to the
134H
IP2PC
Register Maps section for more options on power-down modes for the ADV7183B.
79
OE
I
When set to a logic low, OE enables the pixel output bus, P15 to P0 of the ADV7183B. A
logic high on the OE pin places Pins P15 to P0, HS, VS, SFL into a high impedance state.
37
ELPF
I
The recommended external loop filter must be connected to this ELPF pin, as shown in
135H
Figure 46.
12
SFL
O
Subcarrier Frequency Lock. This pin contains a serial output stream that can be used to lock
the subcarrier frequency when this decoder is connected to any Analog Devices, Inc. digital
video encoder.
51
REFOUT
O
Internal Voltage Reference Output. Refer to
136H
Figure 46 for a recommended capacitor network
for this pin.
52
CML
O
The CML pin is a common-mode level for the internal ADCs. Refer to
137H
Figure 46 for a
recommended capacitor network for this pin.
48, 49
CAPY1, CAPY2
I
ADC’s Capacitor Network. Refer to
138H
Figure 46 for a recommended capacitor network for
this pin.
54, 55
CAPC1, CAPC2
I
ADC’s Capacitor Network. Refer to
139H
Figure 46 for a recommended capacitor network for
this pin.
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7184BSTZ | IC DECODER VID SDTV MULTI 80LQFP |
| ADV7188BSTZ | IC DECODER VID MULTIFORM 80LQFP |
| ADV7189BBSTZ | IC VIDEO DECODER SDTV 80-LQFP |
| ADV7194KSTZ | IC ENCODER VIDEO EXT-10 80-LQFP |
| ADV7202KSTZ | IC CODEC VIDEO 10BIT 64LQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7183BKST | 制造商:Analog Devices 功能描述:MULTIFORMAT SDTV VID DECODER 80LQFP - Bulk |
| ADV7183BKSTZ | 功能描述:IC VIDEO DECODER NTSC 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7183KST | 制造商:Analog Devices 功能描述:Video Decoder 2ADC 10-Bit 80-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:VIDEO DECODER I.C. - Bulk |
| ADV7184 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder with Fast Switch Overlay Support |
| ADV7184BSTZ | 功能描述:IC DECODER VID SDTV MULTI 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
發(fā)布緊急采購，3分鐘左右您將得到回復。