- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1900 > ADUC836BCPZ (Analog Devices Inc)IC MCU 62K FLASH ADC/DAC 56LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC836BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 46/80頁 |
| 文件大小： | 0K |
| 描述： | IC MCU 62K FLASH ADC/DAC 56LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | MicroConverter® ADuC8xx |
| 核心處理器： | 8052 |
| 芯體尺寸： | 8-位 |
| 速度： | 12.58MHz |
| 連通性： | EBI/EMI，I²C，SPI，UART/USART |
| 外圍設(shè)備： | POR，PSM，PWM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 34 |
| 程序存儲(chǔ)器容量： | 62KB（62K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| EEPROM 大?。?/td> | 4K x 8 |
| RAM 容量： | 2.25K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.25 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 7x16b; D/A 1x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
ADuC836
–50–
ADuC836
–51–
P1.2 to P1.7
The remaining Port 1 pins (P1.2 to P1.7) can only be configured as
analog input (ADC) or digital input pins. By (power-on) default,
these pins are configured as analog inputs, i.e., 1 written in the
corresponding Port 1 register bit.To configure any of these pins
as digital inputs, the user should write a 0 to these port bits to
configure the corresponding pin as a high impedance digital input.
Figure 39 illustrates this function. Note that there are no output
drivers for Port 1 pins, and they therefore cannot be used as
outputs.
READ
LATCH
INTERNAL
BUS
WRITE
TO LATCH
READ
PIN
D
CL
Q
LATCH
P1.x
PIN
TO ADC
Figure 39. P1.2 to P1.7 Bit Latch and I/O Buffer
Port 2
Port 2 is a bidirectional port with internal pull-up resistors directly
controlled via the P2 SFR. Port 2 also emits the high order address
bytes during fetches from external program memory and middle
and high order address bytes during accesses to the 24-bit external
data memory space.
As shown in Figure 40, the output drivers of Port 2 are switchable
to an internal ADDR bus by an internal CONTROL signal for use
in external memory accesses (as for Port 0). In external memory
addressing mode (CONTROL = 1), the port pins feature push/
pull operation controlled by the internal address bus (ADDR line).
However, unlike the P0 SFR during external memory accesses,
the P2 SFR remains unchanged.
In general-purpose I/O port mode, Port 2 pins that have 1s written
to them are pulled high by the internal pull-ups (Figure 38), and in
that state can be used as inputs. As inputs, Port 2 pins being pulled
externally low will source current because of the internal pull-up
resistors. Port 2 pins with 0s written to them will drive a logic low
output voltage (VOL) and will be capable of sinking 1.6 mA.
CONTROL
READ
LATCH
INTERNAL
BUS
WRITE
TO LATCH
READ
PIN
D
CL
Q
LATCH
DVDD
ADDR
P2.x
PIN
DVDD
INTERNAL
PULL-UP*
*SEE FIGURE 38 FOR
DETAILS OF INTERNAL PULL-UP
Figure 40. Port 2 Bit Latch and I/O Buffer
Port 3
Port 3 is a bidirectional port with internal pull-ups directly controlled
via the P3 SFR.
Port 3 pins that have 1s written to them are pulled high by the
internal pull-ups, and in that state can be used as inputs. As inputs,
Port 3 pins being pulled externally low will source current because
of the internal pull-ups. Port 3 pins with 0s written to them will
drive a logic low output voltage (VOL) and will be capable of sink-
ing 1.6 mA.
Port 3 pins also have various secondary functions described in
Table XXV.The alternate functions of Port 3 pins can be activated
only if the corresponding bit latch in the P3 SFR contains a 1.
Otherwise, the port pin is stuck at 0.
Table XXV. Port 3, Alternate Pin Functions
Pin
Alternate Function
P3.0
RxD (UART Input Pin)
(or Serial Data I/O in Mode 0)
P3.1
TxD (UART Output Pin)
(or Serial Clock Output in Mode 0)
P3.2
INT0 (External Interrupt 0)
P3.3
INT1 (External Interrupt 1)
P3.4
T0 (Timer/Counter 0 External Input)
PWMCLK (PWM External Clock)
P3.5
T1 (Timer/Counter 1 External Input)
P3.6
WR (External Data Memory Write Strobe)
P3.7
RD (External Data Memory Read Strobe)
Port 3 pins have the same bit latch and I/O buffer configurations
as the P1.0 and P1.1, as shown in Figure 41.The internal pull-up
configuration is also defined by the one in Figure 38.
READ
LATCH
INTERNAL
BUS
WRITE
TO LATCH
READ
PIN
D
CL
Q
LATCH
DVDD
P3.x
PIN
INTERNAL
PULL-UP*
*SEE FIGURE 38
FOR DETAILS OF
INTERNAL PULL-UP
ALTERNATE
OUTPUT
FUNCTION
ALTERNATE
INPUT
FUNCTION
Figure 41. Port 3 Bit Latch and I/O Buffer
Additional Digital I/O
In addition to the port pins, the dedicated SPI/I2C pins (SCLOCK
and SDATA/MOSI) also feature both input and output functions.
Their equivalent I/O architectures are illustrated in Figure 42 and
Figure 44, respectively, for SPI operation, and in Figure 43 and
Figure 45 for I2C operation.
Notice that in I2C mode (SPE = 0), the strong pull-up FET (Q1) is
disabled leaving only a weak pull-up (Q2) present. By contrast, in
SPI mode (SPE = 1), the strong pull-up FET (Q1) is controlled
directly by SPI hardware, giving the pin push/pull capability.
In I2C mode (SPE = 0), two pull-down FETs (Q3 and Q4)
operate in parallel in order to provide an extra 60% or 70% of
current sinking capability. In SPI mode, however, (SPE = 1), only
one of the pull-down FETs (Q3) operates on each pin resulting
in sink capabilities identical to that of Port 0 and Port 2 pins.
On the input path of SCLOCK, notice that a Schmitt trigger
conditions the signal going to the SPI hardware to prevent false
triggers (double triggers) on slow incoming edges. For incoming
signals from the SCLOCK and SDATA pins going to I2C hardware,
a filter conditions the signals to reject glitches of up to 50 ns in
duration.
REV. A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC843BSZ62-5 | IC ADC 12BIT W/FLASH MCU 52-MQFP |
| ADUC845BCPZ62-5 | IC FLASH MCU W/24BIT ADC 56-CSP |
| ADUC847BCPZ62-5 | IC MCU FLASH W/24BIT ADC 56-CSP |
| ADV202BBCZ-135 | IC CODEC VIDEO 135MHZ 144CSPBGA |
| ADV212BBCZ-115 | IC CODEC VID JPEG 2000 121CSPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC836BCPZ-REEL | 功能描述:IC MCU 62K FLASH ADC/DAC 56LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
| ADUC836BS | 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP 制造商:Analog Devices 功能描述:8BIT MCU +16BIT DUAL ADC MQFP52 |
| ADUC836BS | 制造商:Analog Devices 功能描述:IC SEMICONDUCTOR ((NS)) |
| ADUC836BSZ | 功能描述:IC ADC DUAL 16BIT W/MCU 52-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲(chǔ)器容量:40KB（20K x 16） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| ADUC841 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。