![](http://datasheet.mmic.net.cn/Analog-Devices-Inc/ADSP-BF547YBCZ-4A_datasheet_96296/ADSP-BF547YBCZ-4A_44.png)
Rev. D
|
Page 44 of 100
|
May 2011
ADSP-BF542/ADSP-BF544/ADSP-BF547/ADSP-BF548/ADSP-BF549
Table 28. Asynchronous Memory Read Cycle Timing with Asynchronous ARDY
Parameter
Min
Max
Unit
Timing Requirements
tSDAT
DATA15 – 0 Setup Before CLKOUT
5.0
ns
tHDAT
DATA15 – 0 Hold After CLKOUT
0.8
ns
tDANR
ARDY Negated Delay from AMSx Asserted1
(S + RA – 2) × tSCLK ns
tHAA
ARDY Asserted Hold After ARE Negated
0.0
ns
Switching Characteristics
tDO
Output Delay After CLKOUT2
6.0
ns
tHO
0.3
ns
1 S = number of programmed setup cycles, RA = number of programmed read access cycles.
2 Output pins include AMS3–0, ABE1–0, ADDR19–1, AOE, and ARE.
Figure 14. Asynchronous Memory Read Cycle Timing with Asynchronous ARDY
SETUP
2 CYCLES
PROGRAMMED READ
ACCESS 4 CYCLES
ACCESS EXTENDED
3 CYCLES
HOLD
1 CYCLE
tDO
tHO
tDO
tDANR
tSDAT
tHDAT
CLKOUT
AMSx
ABE1–0
ADDR19–1
AOE
ARE
ARDY
DATA 15–0
tHO
tHAA