- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1900 > ADSP-BF547YBCZ-4A (Analog Devices Inc)IC DSP BLACKFIN 400MHZ 400CSPBGA PDF資料下載
參數(shù)資料
| 型號： | ADSP-BF547YBCZ-4A |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/100頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP BLACKFIN 400MHZ 400CSPBGA |
| 標準包裝： | 1 |
| 系列： | Blackfin® |
| 類型： | 定點 |
| 接口： | SPI，SSP，TWI，UART，USB |
| 時鐘速率： | 400MHz |
| 非易失內存： | 外部 |
| 芯片上RAM： | 260kB |
| 電壓 - 輸入/輸出： | 2.50V，3.30V |
| 電壓 - 核心： | 1.25V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 400-LFBGA，CSPBGA |
| 供應商設備封裝： | 400-CSPBGA（17x17） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
Rev. D
|
Page 18 of 100
|
May 2011
ADSP-BF542/ADSP-BF544/ADSP-BF547/ADSP-BF548/ADSP-BF549
Note that the divisor ratio must be chosen to limit the system
clock frequency to its maximum of fSCLK. The SSEL value can be
dynamically changed without any PLL lock latencies by writing
the appropriate values to the PLL divisor register (PLL_DIV)
using the bfrom_SysControl() function in the on-chip ROM.
The core clock (CCLK) frequency can also be dynamically
changed by means of the CSEL1–0 bits of the PLL_DIV register.
Supported CCLK divider ratios are 1, 2, 4, and 8, as shown in
Table 7. The default ratio is 1. This programmable core clock
capability is useful for fast core frequency modifications.
The maximum CCLK frequency not only depends on the part’s
speed grade, it also depends on the applied VDDINT voltage. See
Table 12 on Page 34 for details.
BOOTING MODES
The ADSP-BF54x Blackfin processors have many mechanisms
(listed in Table 8) for automatically loading internal and exter-
nal memory after a reset. The boot mode is specified by four
BMODE input pins dedicated to this purpose. There are two
categories of boot modes: master and slave. In master boot
modes, the processor actively loads data from parallel or serial
memories. In slave boot modes, the processor receives data
from an external host device.
The boot modes listed in Table 8 provide a number of mecha-
nisms for automatically loading the processor’s internal and
external memories after a reset. By default, all boot modes use
the slowest allowed configuration settings. Default settings can
be altered via the initialization code feature at boot time or by
proper OTP programming at pre-boot time. Some boot modes
require a boot host wait (HWAIT) signal, which is a GPIO out-
put signal that is driven and toggled by the boot kernel at boot
time. If pulled high through an external pull-up resistor, the
HWAIT signal behaves active high and will be driven low when
the processor is ready for data. Conversely, when pulled low,
HWAIT is driven high when the processor is ready for data.
When the boot sequence completes, the HWAIT pin can be
used for other purposes. By default, HWAIT functionality is on
GPIO port B (PB11). However, if PB11 is otherwise utilized in
the system, an alternate boot host wait (HWAITA) signal can be
enabled on GPIO port H (PH7) by programming the
OTP_ALTERNATE_HWAIT bit in the PBS00L OTP
memory page.
The BMODE pins of the reset configuration register, sampled
during power-on resets and software-initiated resets, imple-
ment the following modes:
Idle-no boot mode (BMODE = 0x0)—In this mode, the
processor goes into the idle state. The idle boot mode helps
to recover from illegal operating modes, in case the OTP
memory is misconfigured.
Boot from 8- or 16-bit external flash memory—
(BMODE = 0x1)—In this mode, the boot kernel loads the
first block header from address 0x2000 0000 and, depend-
ing on instructions contained in the header, the boot kernel
performs an 8- or 16-bit boot or starts program execution
at the address provided by the header. By default, all con-
figuration settings are set for the slowest device possible (3-
cycle hold time; 15-cycle R/W access times; 4-cycle setup).
The ARDY pin is not enabled by default. It can, however,
be enabled by OTP programming. Similarly, all interface
behavior and timings can be customized through OTP pro-
gramming. This includes activation of burst-mode or page-
mode operation. In this mode, all asynchronous interface
signals are enabled at the port muxing level.
Table 6. Example System Clock Ratios
Signal Name
SSEL3–0
Divider Ratio
VCO/SCLK
Example Frequency Ratios
(MHz)
VCO
SCLK
0010
2:1
200
100
0110
6:1
300
50
1010
10:1
500
50
Table 7. Core Clock Ratios
Signal Name
CSEL1–0
Divider Ratio
VCO/CCLK
Example Frequency Ratios
(MHz)
VCO
CCLK
00
1:1
300
01
2:1
300
150
10
4:1
500
125
11
8:1
200
25
Table 8. Booting Modes
BMODE3– 0 Description
0000
Idle-no boot
0001
Boot from 8- or 16-bit external flash memory
0010
Boot from 16-bit asynchronous FIFO
0011
Boot from serial SPI memory (EEPROM or flash)
0100
Boot from SPI host device
0101
Boot from serial TWI memory (EEPROM or flash)
0110
Boot from TWI host
0111
Boot from UART host
1000
Reserved
1001
Reserved
1010
Boot from DDR SDRAM/Mobile DDR SDRAM
1011
Boot from OTP memory
1100
Reserved
1101
Boot from 8- or 16-bit NAND flash memory via NFC
1110
Boot from 16-bit host DMA
1111
Boot from 8-bit host DMA
Table 8. Booting Modes
(Continued)
BMODE3–0 Description
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-BF592BCPZ | IC DSP CTRLR 64LFCSP |
| ADSP-TS101SAB1-100 | IC DSP CTRLR 128BIT BUS 625BGA |
| ADSP-TS201SYBP-050 | IC PROCESSOR 500MHZ 576-SBGA |
| ADSP-TS202SABPZ050 | IC PROCESSOR 500MHZ 576BGA |
| ADSP-TS203SABP-050 | IC DSP FLOAT/FIXED 500MHZ 576BGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-BF548BBCZ | 制造商:Analog Devices 功能描述: |
| ADSP-BF548BBCZ-5A | 功能描述:IC DSP 16BIT 533MHZ 400CSBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-BF548BBCZ-5AA | 功能描述:IC DSP 16BIT 533MHZ 400CSBGA 制造商:analog devices inc. 系列:Blackfin? 包裝:托盤 零件狀態(tài):有效 類型:定點 接口:CAN，SPI，SSP，TWI，UART，USB 時鐘速率:533MHz 非易失性存儲器:外部 片載 RAM:260kB 電壓 - I/O:2.50V，3.30V 電壓 - 內核:1.25V 工作溫度:-40°C ~ 85°C（TA） 安裝類型:表面貼裝 封裝/外殼:400-LFBGA，CSPBGA 供應商器件封裝:400-CSPBGA（17x17） 標準包裝:1 |
| ADSP-BF548BBCZ-5X | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-BF548MBBCZ-5M | 功能描述:IC DSP 533MHZ W/DDR 400CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
發(fā)布緊急采購，3分鐘左右您將得到回復。