- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374035 > ADSP-2173 (Analog Devices, Inc.) DSP Microcomputer(DSP 微計(jì)算機(jī)) PDF資料下載
參數(shù)資料
| 型號： | ADSP-2173 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | DSP Microcomputer(DSP 微計(jì)算機(jī)) |
| 中文描述： | 微機(jī)的DSP（數(shù)字信號處理器微計(jì)算機(jī)） |
| 文件頁數(shù)： | 4/52頁 |
| 文件大小： | 685K |
| 代理商： | ADSP-2173 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
REV. A
–4–
ADSP-2171/ADSP-2172/ADSP-2173
Pin Description
T he ADSP-217x is available in 128-lead T QFP and 128-lead
PQFP packages. T able I contains the pin descriptions.
T able I. ADSP-217x Pin List
Pin
Group
Name
#
of
Pins Output Function
Input/
Address
14
O
Address output for program,
dataand boot memory spaces
Data I/O pins for program
and data memories. Input
only for boot memory space,
with two MSBs used as boot
space addresses.
Processor reset input
External interrupt request #2
External bus request input
External bus grant output
External bus grant hang output
External program memory select
External data memory select
Boot memory select
External memory read enable
External memory write enable
Memory map select
Data
24
I/O
RESET
IRQ2
BR
BG
BGH
PMS
DMS
BMS
RD
WR
MMAP
CLK IN,
X T AL
1
1
1
1
1
1
1
1
1
1
1
I
I
I
O
O
O
O
O
O
O
I
2
I
External clock or quartz crystal
input
Processor clock output
HIP select input
HIP acknowledge output
8/16 bit host select input
0 = 16-bit; 1 = 8-bit
Boot mode select input
0 = EPROM/data bus; 1 = HIP
Bus strobe select input
0 = RD, WR; 1 = RW, DS
HIP address/data mode select
input 0 = separate; 1 =
multiplexed
HIP read strobe/read/write
select input
HIP write strobe/host data
strobe select input
CLK OUT
HSEL
HACK
HSIZE
1
1
1
1
O
I
O
BMODE
1
I
HMD0
1
I
HMD1
1
I
HRD
/HRW
1
I
HWR
/
HDS
1
I
HD15–0/
HAD15-0
HA2/ALE
16
1
I/O
I
HIP data/data and address
Host address 2/Address latch
enable input
HA1–0/
Unused
SPORT 0
2
5
I
I/O
Host addresses 1 and 0 inputs
Serial port 0 I/O pins (T FS0,
RFS0, DT 0, DR0, SCLK 0)
SPORT 1
or
IRQ1
(T FS1) 1
IRQ0
(RFS1) 1
SCLK 1
FO (DT 1)
FI (DR1)
FL2–0
5
I/O
Serial port 1 I/O pins
I
I
O
O
I
O
External interrupt request #1
External interrupt request #0
Programmable clock output
Flag Output pin
Flag Input pin
General purpose flag output
pins
Power supply pins
Ground pins
Powerdown pin
Powerdown acknowledge pin
1
1
1
3
V
DD
GND
PWD
PWDACK
6
11
1
1
I
O
Host Interface Port
T he ADSP-217x host interface port is a parallel I/O port that al-
lows for an easy connection to a host processor. T hrough the
HIP, the ADSP-217x can be used as a memory-mapped periph-
eral to a host computer. T he HIP can be thought of as an area
of dual-ported memory, or mailbox registers, that allow commu-
nication between the computational core of the ADSP-217x and
the host computer.
T he HIP is completely asynchronous. T he host processor can
write data into the HIP while the ADSP-217x is operating at full
speed.
T he HIP can be configured with the following pins:
HSIZE configures HIP for 8-bit or 16-bit communication with
the host processor.
BMODE (when MMAP = 0) determines whether the ADSP-
217x boots from the host processor (through the HIP) or ex-
ternal EPROM (through the data bus).
HMD0 configures the bus strobes as separate read and write
strobes, or a single read/write select and a host data strobe.
HMD1 selects separate address (3-bit) and data (16-bit)
buses, or a multiplexed, 16-bit address/data bus with address
latch enable.
T ying these pins to appropriate values configures the ADSP-
217x for straight-wire interface to a variety of industry-standard
microprocessors and microcomputers.
In 8-bit reads, the ADSP-217x three-states the upper eight bits
of the bus. When the host processor writes an 8-bit value to the
HIP, the upper eight bits are all zeros. For additional informa-
tion refer to the
ADSP-2100 Family User’s Manual
.
HIP Operation
T he HIP contains six data registers (HDR5–0) and two status
registers (HSR7–6) with an associated HMASK register for
masking interrupts from individual HIP data registers. All HIP
data registers are memory-mapped into the internal data
memory of the ADSP-217x. HIP transfers can be managed us-
ing either interrupts or a polling scheme. T hese registers are
shown in the section “ADSP-217x Registers.”
T he HIP allows a software reset to be performed by the host
processor. T he internal software reset signal is asserted for five
ADSP-217x processor cycles.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-2181BS-115 | DSP Microcomputer |
| ADSP-2181BS-133 | DSP Microcomputer |
| ADSP-2181KS-115 | DSP Microcomputer |
| ADSP-2181KS-133 | DSP Microcomputer |
| ADSP-2181KS-160 | DSP Microcomputer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2173BS-80 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADSP-2173BST-80 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 20MHz 20MIPS 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:16BIT FXD PT PROC 3.3V - Bulk |
| ADSP-2176-760040 | 制造商:Analog Devices 功能描述: |
| ADSP-2176-760061 | 制造商:Analog Devices 功能描述: |
| ADSP-2176-760243 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。