- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10710 > ADS1259BIPW (Texas Instruments)IC ADC 24BIT 14KSPS LN 20TSSOP PDF資料下載
參數(shù)資料
| 型號： | ADS1259BIPW |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 25/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT 14KSPS LN 20TSSOP |
| 產(chǎn)品培訓模塊： | Industrial Automation Overview |
| 標準包裝： | 70 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 14k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 20-TSSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個單端，單極；2 個單端，雙極；1 個差分，單極；1 個差分，雙極 |
| 其它名稱： | 296-27183-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
1
9
17
25
33
41
DRDY
(1)
CS
(2)
SCLK
DOUT
DATAMSB
012h
(8)
DATAMID
DATALSB
CHECKSUM
(5)
DATAMSB
(6)
DIN
(7)
DataReady
NextDataReady
t
UPDATE
(3)
Hi-Z
(4)
SBAS424D
– JUNE 2009 – REVISED AUGUST 2011
Data Read Operation in Stop Continuous Mode
As shown in Figure 61, after sending the RDATA
command the data are shifted out on DOUT on the
In Stop Read Data Continuous mode, a read data
rising edges of SCLK. The MSB is clocked out on the
command (RDATA) must be sent for each new data
first rising edge of SCLK. In Gate Control mode,
read operation. New conversion data are ready when
DRDY returns to high on the first falling edge of
DRDY falls low or the DRDY register bit transitions
SCLK. In Pulse Control mode, DRDY remains low
low. The data read operation may then occur. The
until a new conversion is started.
read data command must be sent at least 20 fCLK
cycles before the DRDY falling edge or the data are
The conversion data consist of three or four bytes
incorrect. Do not the read data command during this
(MSB first), depending on whether the checksum byte
time.
is included. The data may be read multiple times by
continuing to shift the data.
(1) In Gate Control mode, DRDY returns to high on the first falling edge of SCLK. In Pulse Control mode, DRDY remains low until the next
conversion is started. The DRDY pin or DRDY register bit can also be polled to determine when data are ready.
(2) CS may be held low.
(3) tUPDATE = 20/fCLK. Do not issue the Read Data opcode during this time.
(4) During this interval, DOUT does not follow DRDY (stop continuous mode).
(5) Optional conversion data checksum.
(6) Optional repeat of previous conversion data.
(7) DIN data are latched on the falling edge of SCLK. Data are output on the rising edges of SCLK.
(8) Read Data command = 012h.
Figure 61. Data Read Operation in STOP Continuous Mode
Copyright
2009–2011, Texas Instruments Incorporated
31
相關PDF資料 |
PDF描述 |
|---|---|
| TLC2551ID | IC 12BIT 400 KSPS ADC S/O 8-SOIC |
| MCP6544T-I/SL | IC COMP PUSHPULL 1.6V QUAD14SOIC |
| MCP6549T-I/SL | IC COMP OPENDRN 1.6V QUAD 14SOIC |
| MCP6549T-I/ST | IC COMP OPENDRN 1.6V QUAD14TSSOP |
| VI-2WX-IX-B1 | CONVERTER MOD DC/DC 5.2V 75W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADS1259BIPW | 制造商:Texas Instruments 功能描述:A/D CONVERTER (A-D) IC |
| ADS1259BIPWR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Noise 14kSPS 24B ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1259EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADS1259 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| ADS1259EVM | 制造商:Texas Instruments 功能描述:DEVELOPMENT TOOL |
| ADS1259EVM-PDK | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADS1259 Perf Demo Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。