-VREF (2 1) - 23 MSB MID LSB CHECKSUM Bit7ofChecksum or Flag=1;Bit0ofLSBConversionDat" />
參數(shù)資料
型號: ADS1259BIPW
廠商: Texas Instruments
文件頁數(shù): 22/48頁
文件大小: 0K
描述: IC ADC 24BIT 14KSPS LN 20TSSOP
產(chǎn)品培訓模塊: Industrial Automation Overview
標準包裝: 70
位數(shù): 24
采樣率(每秒): 14k
數(shù)據(jù)接口: 串行,SPI?
轉換器數(shù)目: 1
電壓電源: 模擬和數(shù)字,雙 ±
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 20-TSSOP(0.173",4.40mm 寬)
供應商設備封裝: 20-TSSOP
包裝: 管件
輸入數(shù)目和類型: 2 個單端,單極;2 個單端,雙極;1 個差分,單極;1 個差分,雙極
其它名稱: 296-27183-5
+V
REF
(2
1)
-
23
-VREF
(2
1)
-
23
MSB
MID
LSB
CHECKSUM
Bit7ofChecksum
or
Flag=1;Bit0ofLSBConversionData
24-BitConversionData(CHKSUM=0)
32-BitConversionData (CHKSUM=1)
-VREF
2
23
2
1
-
23
SBAS424D
– JUNE 2009 – REVISED AUGUST 2011
DATA FORMAT
DATA CHECKSUM BYTE AND FLAG BIT
The ADS1259 outputs 24 bits of conversion data in
An optional checksum byte can be appended to the
binary twos complement format, MSB first. The data
conversion data bytes. The checksum makes the
LSB has a weight of VREF/(2
23
– 1). A positive
data word length four bytes in length instead of three.
full-scale input produces an output code of 7FFFFFh
The checksum byte is enabled by the register bit
and the negative full-scale input produces an output
CHKSUM. The checksum itself is the least significant
code of 800000h. The output clips at these codes for
byte sum of the three conversion data bytes, offset by
signals that exceed full-scale. Table 16 summarizes the
9Bh. Note that the checksum byte option only applies
ideal output codes for different input signals.
to the readback conversion data, not to register data.
The checksum is either seven bits or eight bits,
Table 16. Ideal Output Code versus Input Signal
depending if the FLAG register bit is enabled. If the
FLAG bit is enabled the checksum is seven bits, with
DIFFERENTIAL INPUT SIGNAL VIN
IDEAL OUTPUT
bit 7 replaced by the out-of-range flag. Figure 58 and
(AINP
– AINN)
Table 17 describe the combinations of the FLAG and
≥ VREF
7FFFFFh
CHKSUM register bits.
Checksum = MSB data byte + Mid data byte + LSB
000001h
data byte + 9Bh.
0
000000h
FFFFFFh
800000h
Figure 58. Checksum Byte and Out-of-Range Flag
(1) Excludes effects of noise, linearity, offset, and gain errors.
DATA INTEGRITY
Table 17. Checksum Byte and Over-Range Flag
Data readback integrity is augmented by a checksum
FLAG
CHKSUM
byte
and
redundant
data
read
capability.
The
REGISTER
checksum byte is the sum of three data conversion
BIT
DESCRIPTION
bytes, offset by 9Bh. Additionally, the data conversion
No checksum byte, no out-of-range
0
bytes may be read multiple times by continuing to
flag
shift data past the initial read of 24 bits (32 bits if
8-bit checksum byte, no
0
1
checksum is enabled).
out-of-range flag
No checksum byte, out-of-range
1
0
flag replaces LSB (bit 0) of
conversion data
7-bit checksum byte, out-of-range
1
replaces MSB (bit 7) of checksum
byte.
Copyright
2009–2011, Texas Instruments Incorporated
29
相關PDF資料
PDF描述
TLC2551ID IC 12BIT 400 KSPS ADC S/O 8-SOIC
MCP6544T-I/SL IC COMP PUSHPULL 1.6V QUAD14SOIC
MCP6549T-I/SL IC COMP OPENDRN 1.6V QUAD 14SOIC
MCP6549T-I/ST IC COMP OPENDRN 1.6V QUAD14TSSOP
VI-2WX-IX-B1 CONVERTER MOD DC/DC 5.2V 75W
相關代理商/技術參數(shù)
參數(shù)描述
ADS1259BIPW 制造商:Texas Instruments 功能描述:A/D CONVERTER (A-D) IC
ADS1259BIPWR 功能描述:模數(shù)轉換器 - ADC Low-Noise 14kSPS 24B ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS1259EVM 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 ADS1259 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
ADS1259EVM 制造商:Texas Instruments 功能描述:DEVELOPMENT TOOL
ADS1259EVM-PDK 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 ADS1259 Perf Demo Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V