- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373980 > ADE7758ARW (ANALOG DEVICES INC) Poly Phase Multifunction Energy Metering IC with Per Phase Information PDF資料下載
參數(shù)資料
| 型號： | ADE7758ARW |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | Poly Phase Multifunction Energy Metering IC with Per Phase Information |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PDSO24 |
| 封裝： | MS-013-AD, SOIC-24 |
| 文件頁數(shù)： | 27/68頁 |
| 文件大?。?/td> | 1584K |
| 代理商： | ADE7758ARW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
ADE7758
Note that the number of half-line cycles is based on counting
the zero crossing of the voltage channel. The ZXSEL[2:0] bits in
the LCYCMODE register determine which voltage channels are
used for the zero-crossing detection. The same signal is also
used for line cycle energy accumulation mode if activated (see
the Line Cycle Accumulation Mode Register (0x17) section).
Overvoltage Detection Interrupt
Figure 59 illustrates the behavior of the overvoltage detection.
Rev. A | Page 27 of 68
0
VPINTLVL[7:0]
READ RSTATUS
REGISTER
PKV INTERRUPT FLAG
(BIT 14 OF STATUS
REGISTER)
PKV RESET LOW
WHEN RSTATUS
REGISTER IS READ
VOLTAGE PEAK WAVEFORM BEING MONITORED
(SELECTED BY PKIRQSEL[5:7] IN MMODE REGISTER)
Figure 59. ADE7758 Overvoltage Detection
Note that the content of the VPINTLVL[7:0] register is
equivalent to Bit 6 to Bit 13 of the 16-bit voltage waveform
samples; therefore, setting this register to 0x92 represents
putting the peak detection at full-scale analog input. Figure 59
shows a voltage exceeding a threshold. By setting the PKV flag
(Bit 14) in the interrupt status register, the overvoltage event is
recorded. If the PKV enable bit is set to Logic 1 in the interrupt
mask register, the IRQ logic output goes active low (see the
ADE7758 Interrupts section).
Multiple phases can be activated for peak detection. If any
of the active phase produces waveform samples above the
threshold, the PKV flag in the interrupt status register is set.
The phase in which overvoltage is monitored is set by the
PKIRQSEL[5:7] bits in the MMODE register (see Table 15).
PHASE SEQUENCE DETECTION
The ADE7758 has on-chip phase sequence error detection
Phase C but by Phase B, the SEQERR bit (Bit 19) in the STATUS
register is set. If SEQERR, Bit 19, is set in the mask register, the
IRQ logic output goes active low (see the ADE7758 Interrupts
section). The following figure depicts how the interrupt is
issued in two different configurations. Note that if it is desired
to have the interrupt occur when Phase A is followed by
Phase B and not Phase C, then the analog inputs for Phase B
and phase C should be swapped. In this case, the Phase B
voltage input should be wired to the VCP pin and the phase C
voltage input should be wired to the VBP pin.
0
WAVOLTAGE
ZERO
CROSSINGSA
B
C
A
B
C
A
B
C
A
B
C
SEQERR BIT OF STATUS REGISTER IS NOT SET
A
B
C
A
B
C
VOLTAGE
WAVEFORMS
CROSZERO
SEQERR BIT OF STATUS REGISTER IS SET
A = 0
°
C
B = –120
°
C
C = 120
°
C
A = 0
°
C
C = –120
°
C
B = 120
°
C
Figure 60. Phase Sequence Detection
POWER-SUPPLY MONITOR
The ADE7758 also contains an on-chip power-supply monitor.
The analog supply (AVDD) is monitored continuously by the
ADE7758. If the supply is less than 4 V ± 5%, the ADE7758
goes into an inactive state, that is, no energy is accumulated
when the supply voltage is below 4 V. This is useful to ensure
correct device operation at power-up and during power-down.
The power-supply monitor has built-in hysteresis and filtering.
This gives a high degree of immunity to false triggering due to
noisy supplies. Figure 61 shows the behavior of the ADE7758
when the voltage of AVDD falls below the power-supply
monitor threshold. The power supply and decoupling for the
part should be designed such that the ripple at AVDD does not
exceed 5 V ± 5% as specified for normal operation.
0
AV
DD
5V
4V
0V
ADE7758
INTERNAL
CALCULATIONS
ACTIVE
INACTIVE
INACTIVE
TIME
Figure 61. On-Chip Power-Supply Monitoring
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADE7758ARWRL | Poly Phase Multifunction Energy Metering IC with Per Phase Information |
| ADE7758ARWZ | Poly Phase Multifunction Energy Metering IC with Per Phase Information |
| ADE7758ARWZRL | Poly Phase Multifunction Energy Metering IC with Per Phase Information |
| ADE7759ARSRL | Active Energy Metering IC with di/dt Sensor Interface |
| ADE7759ARS | 8-Channel 14-Bit Single-Supply Voltage-Output DAC; Package: LQFP (10x10mm); No of Pins: 52; Temperature Range: Industrial |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADE7758ARWRL | 制造商:Analog Devices 功能描述:Energy Measurement 24-Pin SOIC W T/R 制造商:Analog Devices 功能描述:IC ENERGY METER |
| ADE7758ARWZ | 功能描述:IC ENERGY METERING 3PHASE 24SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:* |
| ADE7758ARWZ | 制造商:Analog Devices 功能描述:ENERGY METERING IC 制造商:Analog Devices 功能描述:IC, POLY-PHASE ENERGY METERING, SOIC-24 |
| ADE7758ARWZ | 制造商:Analog Devices 功能描述:IC ENERGY METER 3 PHASE SOIC-24 |
| ADE7758ARWZRL | 功能描述:IC ENERGY METERING 3PHASE 24SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 能量測量 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。