- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10240 > ADAU1446YSTZ-3A (Analog Devices Inc)IC SIGMADSP 175MHZ 100LQFP PDF資料下載
參數(shù)資料
| 型號： | ADAU1446YSTZ-3A |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 62/92頁 |
| 文件大小： | 0K |
| 描述： | IC SIGMADSP 175MHZ 100LQFP |
| 標準包裝： | 1 |
| 系列： | SigmaDSP® |
| 類型： | 音頻處理器 |
| 應用： | 車載音頻 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-LQFP（16x16） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
ADAU1445/ADAU1446
Rev. A | Page 65 of 92
Auxiliary Outputs—Set Enable Mode Register
(Address 0xE0C8)
Table 57. Bit Descriptions of Register 0xE0C8
Bit
Position
Description
Default
[15:2]
Reserved
[1:0]
Word length
01
00 = auxiliary outputs are always off.
01 = auxiliary outputs are always on.
10 = auxiliary outputs are off on reset.
(They switch on as soon as the hot enable
bit is 1 and switch off as soon as the S/PDIF
lock bit is 0.)
This register controls when the S/PDIF stream is active on the
multipurpose pins when the S/PDIF to I2S mode is active. For
more information, see the Enable S/PDIF to I2S Output section.
Setting Bits[1:0] of Register 0xE0C8 to 10 (auxiliary outputs are
off on reset) is useful for situations in which the S/PDIF stream
may be interrupted unexpectedly. An interruption causes the
S/PDIF lock bit to go low, which in turn disables the auxiliary
outputs. When the S/PDIF stream is recovered, the hot enable
bit must be activated to restore the auxiliary outputs (see the Set
Hot Enable Register (Address 0xE0CA) section for more
information).
S/PDIF Lock Bit Detection Register (Address 0xE0C9)
Table 58. Bit Descriptions of Register 0xE0C9
Bit
Position
Description
[15:1]
Reserved
[0]
S/PDIF input lock bit (read only)
0 = no valid input stream
1 = successful lock to input stream
This read-only register shows the status of the S/PDIF input
lock bit.
Set Hot Enable Register (Address 0xE0CA)
Table 59. Bit Descriptions of Register 0xE0CA
Bit
Position
Description
Default
[15:1]
Reserved
[0]
Hot enable bit
0
0 = hot enable inactive
1 = hot enable active
This register allows the hot enable bit to be set, which restarts the
auxiliary outputs when they are configured so that the auxiliary
outputs are off on a reset (that is, Bits[1:0] of Register 0xE0C8 are
set to 10). The hot enable bit is set to 0 automatically in the event
that the S/PDIF receiver loses lock. For more information, see the
section.
Read Enable Auxiliary Output Register (Address 0xE0CB)
Table 60. Bit Descriptions of Register 0xE0CB
Bit
Position
Description
[15:1]
Reserved
[0]
Read enable auxiliary output (read only)
0 = S/PDIF auxiliary outputs disabled
1 = S/PDIF auxiliary outputs enabled
This read-only register shows the status of the S/PDIF auxiliary
outputs.
S/PDIF Loss-of-Lock Behavior Register (Address 0xE0CC)
Table 61. Bit Descriptions of Register 0xE0CC
Bit
Position
Description
Default
[15:1]
Reserved
[0]
S/PDIF loss-of-lock behavior
0
0 = S/PDIF disable on loss of lock
1 = S/PDIF ignore loss of lock
This register controls the behavior of the S/PDIF receiver in the
event of a loss of lock to the input stream. A loss of lock can
arise when there is severe noise or jitter on the S/PDIF input
stream, rendering it unrecognizable to the receiver. In the
default mode, such an event disables the S/PDIF receiver,
causing it to stop outputting frame sync pulses. This in turn
causes the target ASRC to be muted. Frame sync pulses do not
resume until lock is regained.
When the register is set to 1, the S/PDIF receiver always outputs
frame sync pulses, even if the integrity of the S/PDIF stream is
compromised and the audio samples cannot be recovered. In
such a case, the S/PDIF receiver data output remains at 0 until
lock is regained.
The S/PDIF receiver is robust and can recover streams with
integrity well below the standards of the AES/EBU specification.
Therefore, even in cases of extreme signal degradation, this
register should be used only when audio recovery is required.
In general, a loss-of-lock event is much shorter than an ASRC
mute or unmute ramp.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-232-CU-F4 | CONVERTER MOD DC/DC 15V 200W |
| VI-B6Y-MW | CONVERTER MOD DC/DC 3.3V 66W |
| VI-231-IW-S | CONVERTER MOD DC/DC 12V 100W |
| CS3310-KSZ | IC VOLUME CTRL STER DGTL 16SOIC |
| VI-B6X-MY | CONVERTER MOD DC/DC 5.2V 50W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADAU1446YSTZ-3A-RL | 功能描述:IC SIGMADSP 175MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| ADAU1450WBCPZ | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:托盤 零件狀態(tài):有效 類型:Sigma 接口:I2C，SPI 時鐘速率:147.456MHz 非易失性存儲器:- 片載 RAM:64KB 電壓 - I/O:3.3V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應商器件封裝:72-LFCSP-VQ（10x10） 標準包裝:1 |
| ADAU1450WBCPZ-RL | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:Sigma 接口:I2C，SPI 時鐘速率:147.456MHz 非易失性存儲器:- 片載 RAM:64KB 電壓 - I/O:3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應商器件封裝:72-LFCSP-VQ（10x10） 標準包裝:1 |
| ADAU1451WBCPZ | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:托盤 零件狀態(tài):有效 類型:Sigma 接口:I2C，SPI 時鐘速率:294.912MHz 非易失性存儲器:- 片載 RAM:96kB 電壓 - I/O:3.3V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應商器件封裝:72-LFCSP-VQ（10x10） 標準包裝:1 |
| ADAU1451WBCPZ-RL | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:Sigma 接口:I2C，SPI 時鐘速率:294.912MHz 非易失性存儲器:- 片載 RAM:96kB 電壓 - I/O:3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應商器件封裝:72-LFCSP-VQ（10x10） 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復。