Type1 Description 34 MP6 D_IO Multipurpose, G" />
參數(shù)資料
型號： ADAU1446YSTZ-3A
廠商： Analog Devices Inc
文件頁數(shù)： 4/92頁
文件大?。?/td> 0K
描述： IC SIGMADSP 175MHZ 100LQFP
標準包裝： 1
系列： SigmaDSP®
類型： 音頻處理器
應用： 車載音頻
安裝類型： 表面貼裝
封裝/外殼： 100-LQFP
供應商設備封裝： 100-LQFP（16x16）
包裝： 托盤
ADAU1445/ADAU1446
Rev. A | Page 12 of 92
Pin No.
Mnemonic
Type1
Description
34
MP6
D_IO
Multipurpose, General-Purpose Input/Output. When not used, this pin can be left disconnected.
35
MP5
D_IO
Multipurpose, General-Purpose Input/Output. When not used, this pin can be left disconnected.
36
MP4
D_IO
Multipurpose, General-Purpose Input/Output. When not used, this pin can be left disconnected.
40
VDRIVE
A_OUT
Regulator Drive. Supplies the drive current for the 1.8 V regulator. The base of the voltage regulator’s
external PNP transistor is driven from VDRIVE.
41
XTALO
A_OUT
Crystal Oscillator Output. A 100 Ω damping resistor should be connected between this pin and the
crystal. This output should not be used to directly drive a clock to another IC; the CLKOUT pin
exists for this purpose. If the crystal oscillator is not used, the XTALO pin can be left unconnected.
42
XTALI
A_IN
Crystal Oscillator Input. This pin provides the master clock for the ADAU1445/ADAU1446. If the
ADAU1445/ADAU1446 generate the master clock in the system, this pin should be connected to
the crystal oscillator circuit. If the ADAU1445/ADAU1446 are slaves to an external master clock, this
pin should be connected to the master clock signal generated by another IC.
43
PLL_FILT
A_OUT
Phase-Locked Loop Filter. Two capacitors and a resistor must be connected to this pin as shown in
44
PVDD
PWR
Phase-Locked Loop Supply. Provides the 3.3 V power supply for the PLL. This should be decoupled
to PGND with a100 nF capacitor.
45
PGND
PWR
Phase-Locked Loop Ground. Ground for the PLL supply. The AGND, DGND, and PGND pins can be
tied directly together in a common ground plane. PGND should be decoupled to PVDD with a
100 nF capacitor.
46
SPDIFI
D_IN
S/PDIF Input. Accepts digital audio data in the S/PDIF format. When not used, this pin can be left
disconnected.
47
SPDIFO
D_OUT
S/PDIF Output. Outputs digital audio data in the S/PDIF format. When not used, this pin can be left
disconnected.
48
AVDD
PWR
Analog Supply. 3.3 V analog supply for the auxiliary ADC. This pin should be decoupled to AGND
with a 100 nF capacitor.
49
AGND
PWR
Analog Ground. Ground for the analog supply. This pin should be decoupled to AVDD with a
100 nF capacitor.
53
CLKOUT
D_OUT
Master Clock Output. Used to output a master clock to other ICs in the system. Set using the
CLKMODEx pins. When not used, this pin can be left disconnected.
54
RESET
D_IN
Reset. Active-low reset input. Reset is triggered on a high-to-low edge and exited on a low-to-high
edge. For detailed information about initialization, see the Power-Up Sequence section. A reset
event sets all RAMs and registers to their default values.
55
MP3/ADC3
D_IO,
A_IN
Multipurpose, General-Purpose Input or Output/Auxiliary ADC Input 3. When not used, this pin can
be left disconnected.
56
MP2/ADC2
D_IO,
A_IN
Multipurpose, General-Purpose Input or Output/Auxiliary ADC Input 2. When not used, this pin can
be left disconnected.
57
MP1/ADC1
D_IO,
A_IN
Multipurpose, General-Purpose Input or Output/Auxiliary ADC Input 1. When not used, this pin can
be left disconnected.
58
MP0/ADC0
D_IO,
A_IN
Multipurpose, General-Purpose IO/Auxiliary ADC Input 0. When not used, this pin can be left
disconnected.
59
PLL1
D_IN
Phase-Locked Loop Mode Select Pin 1.
60
PLL0
D_IN
Phase-Locked Loop Mode Select Pin 0.
61
SDATA_OUT8
D_OUT
Serial Data Port 0 Output. When not used, this pin can be left disconnected.
64
BCLK11
D_IO
Bit Clock, Output Clock Domain 2. This pin is bidirectional, with the direction depending on whether the
Output Clock Domain 2 is set up as a master or slave. When not used, this pin can be left disconnected.
65
LRCLK11
D_IO
Frame Clock, Output Clock Domain 2. This pin is bidirectional, with the direction depending on
whether the Output Clock Domain 2 is set up as a master or slave. When not used, this pin can be
left disconnected.
相關PDF資料
PDF描述
VI-232-CU-F4 CONVERTER MOD DC/DC 15V 200W
VI-B6Y-MW CONVERTER MOD DC/DC 3.3V 66W
VI-231-IW-S CONVERTER MOD DC/DC 12V 100W
CS3310-KSZ IC VOLUME CTRL STER DGTL 16SOIC
VI-B6X-MY CONVERTER MOD DC/DC 5.2V 50W
相關代理商/技術參數(shù)
參數(shù)描述
ADAU1446YSTZ-3A-RL 功能描述:IC SIGMADSP 175MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1450WBCPZ 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:托盤 零件狀態(tài):有效 類型:Sigma 接口:I2C，SPI 時鐘速率:147.456MHz 非易失性存儲器:- 片載 RAM:64KB 電壓 - I/O:3.3V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應商器件封裝:72-LFCSP-VQ（10x10） 標準包裝:1
ADAU1450WBCPZ-RL 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:Sigma 接口:I2C，SPI 時鐘速率:147.456MHz 非易失性存儲器:- 片載 RAM:64KB 電壓 - I/O:3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應商器件封裝:72-LFCSP-VQ（10x10） 標準包裝:1
ADAU1451WBCPZ 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:托盤 零件狀態(tài):有效 類型:Sigma 接口:I2C，SPI 時鐘速率:294.912MHz 非易失性存儲器:- 片載 RAM:96kB 電壓 - I/O:3.3V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應商器件封裝:72-LFCSP-VQ（10x10） 標準包裝:1
ADAU1451WBCPZ-RL 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:Sigma 接口:I2C，SPI 時鐘速率:294.912MHz 非易失性存儲器:- 片載 RAM:96kB 電壓 - I/O:3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應商器件封裝:72-LFCSP-VQ（10x10） 標準包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*