Type1 Description 66 SDATA_OUT7 D_OUT Serial " />
參數資料
型號： ADAU1446YSTZ-3A
廠商： Analog Devices Inc
文件頁數： 5/92頁
文件大?。?/td> 0K
描述： IC SIGMADSP 175MHZ 100LQFP
標準包裝： 1
系列： SigmaDSP®
類型： 音頻處理器
應用： 車載音頻
安裝類型： 表面貼裝
封裝/外殼： 100-LQFP
供應商設備封裝： 100-LQFP（16x16）
包裝： 托盤
ADAU1445/ADAU1446
Rev. A | Page 13 of 92
Pin No.
Mnemonic
Type1
Description
66
SDATA_OUT7
D_OUT
Serial Data Port 7 Output. When not used, this pin can be left disconnected.
67
BCLK10
D_IO
Bit Clock, Output Clock Domain 10. This pin is bidirectional, with the direction depending on whether
the Output Clock Domain 10 is set up as a master or slave. When not used, this pin can be left
disconnected.
68
LRCLK10
D_IO
Frame Clock, Output Clock Domain 10. This pin is bidirectional, with the direction depending on
whether the Output Clock Domain 10 is set up as a master or slave. When not used, this pin can be
left disconnected.
69
SDATA_OUT6
D_OUT
Serial Data Port 6 Output. When not used, this pin can be left disconnected.
70
BCLK9
D_IO
Bit Clock, Output Clock Domain 9. This pin is bidirectional, with the direction depending on whether the
Output Clock Domain 9 is set up as a master or slave. When not used, this pin can be left disconnected.
71
LRCLK9
D_IO
Frame Clock, Output Clock Domain 9. This pin is bidirectional, with the direction depending on
whether the Output Clock Domain 9 is set up as a master or slave. When not used, this pin can be
left disconnected.
72
SDATA_OUT5
D_OUT
Serial Data Port 5 Output. When not used, this pin can be left disconnected.
73
SDATA_IN8
D_IN
Serial Data Port 8 Input. When not used, this pin can be left disconnected.
74
BCLK8
D_IO
Bit Clock, Input/Output Clock Domain 8. This pin is bidirectional, with the direction depending on
whether the Input/Output Clock Domain 8 is set up as a master or slave. When not used, this pin
can be left disconnected.
78
LRCLK8
D_IO
Frame Clock, Input/Output Clock Domain 8. This pin is bidirectional, with the direction depending
on whether the Input/Output Clock Domain 8 is set up as a master or slave. When not used, this
pin can be left disconnected.
79
SDATA_OUT4
D_OUT
Serial Data Port 4 Output. When not used, this pin can be left disconnected.
80
SDATA_IN7
D_IN
Serial Data Port 7 Input. When not used, this pin can be left disconnected.
81
BCLK7
D_IO
Bit Clock, Input/Output Clock Domain 7. This pin is bidirectional, with the direction depending on
whether the Input/Output Clock Domain 7 is set up as a master or slave. When not used, this pin
can be left disconnected.
82
LRCLK7
D_IO
Frame Clock, Input/Output Clock Domain 7. This pin is bidirectional, with the direction depending
on whether the Input/Output Clock Domain 7 is set up as a master or slave. When not used, this
pin can be left disconnected.
83
SDATA_OUT3
D_OUT
Serial Data Port 3 Output. When not used, this pin can be left disconnected.
84
SDATA_IN6
D_IN
Serial Data Port 6 Input. When not used, this pin can be left disconnected.
85
BCLK6
D_IO
Bit Clock, Input/Output Clock Domain 6. This pin is bidirectional, with the direction depending on
whether the Input/Output Clock Domain 6 is set up as a master or slave. When not used, this pin
can be left disconnected.
86
LRCLK6
D_IO
Frame Clock, Input/Output Clock Domain 6. This pin is bidirectional, with the direction depending
on whether the Input/Output Clock Domain 6 is set up as a master or slave. When not used, this
pin can be left disconnected.
90
SDATA_OUT2
D_OUT
Serial Data Port 2 Output. When not used, this pin can be left disconnected.
91
SDATA_IN5
D_IN
Serial Data Port 5 Input. When not used, this pin can be left disconnected.
92
BCLK5
D_IO
Bit Clock, Input/Output Clock Domain 5. This pin is bidirectional, with the direction depending on
whether the Input/Output Clock Domain 5 is set up as a master or slave. When not used, this pin
can be left disconnected.
93
LRCLK5
D_IO
Frame Clock, Input/Output Clock Domain 5. This pin is bidirectional, with the direction depending
on whether the Input/Output Clock Domain 5 is set up as a master or slave. When not used, this
pin can be left disconnected.
94
SDATA_OUT1
D_OUT
Serial Data Port 1 Output. When not used, this pin can be left disconnected.
95
SDATA_IN4
D_IN
Serial Data Port 4 Input. When not used, this pin can be left disconnected.
相關PDF資料
PDF描述
VI-232-CU-F4 CONVERTER MOD DC/DC 15V 200W
VI-B6Y-MW CONVERTER MOD DC/DC 3.3V 66W
VI-231-IW-S CONVERTER MOD DC/DC 12V 100W
CS3310-KSZ IC VOLUME CTRL STER DGTL 16SOIC
VI-B6X-MY CONVERTER MOD DC/DC 5.2V 50W
相關代理商/技術參數
參數描述
ADAU1446YSTZ-3A-RL 功能描述:IC SIGMADSP 175MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1450WBCPZ 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:托盤 零件狀態(tài):有效 類型:Sigma 接口:I2C，SPI 時鐘速率:147.456MHz 非易失性存儲器:- 片載 RAM:64KB 電壓 - I/O:3.3V 電壓 - 內核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應商器件封裝:72-LFCSP-VQ（10x10） 標準包裝:1
ADAU1450WBCPZ-RL 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:Sigma 接口:I2C，SPI 時鐘速率:147.456MHz 非易失性存儲器:- 片載 RAM:64KB 電壓 - I/O:3.30V 電壓 - 內核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應商器件封裝:72-LFCSP-VQ（10x10） 標準包裝:1
ADAU1451WBCPZ 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:托盤 零件狀態(tài):有效 類型:Sigma 接口:I2C，SPI 時鐘速率:294.912MHz 非易失性存儲器:- 片載 RAM:96kB 電壓 - I/O:3.3V 電壓 - 內核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應商器件封裝:72-LFCSP-VQ（10x10） 標準包裝:1
ADAU1451WBCPZ-RL 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:Sigma 接口:I2C，SPI 時鐘速率:294.912MHz 非易失性存儲器:- 片載 RAM:96kB 電壓 - I/O:3.30V 電壓 - 內核:1.20V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:72-VFQFN 裸露焊盤，CSP 供應商器件封裝:72-LFCSP-VQ（10x10） 標準包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*