- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373972 > AD9984APCBZ (Analog Devices, Inc.) High Performance 10-Bit Display Interface PDF資料下載
參數(shù)資料
| 型號： | AD9984APCBZ |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | High Performance 10-Bit Display Interface |
| 中文描述： | 高性能10位顯示接口 |
| 文件頁數(shù)： | 30/44頁 |
| 文件大?。?/td> | 490K |
| 代理商： | AD9984APCBZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9984A
2-WIRE SERIAL CONTROL REGISTERS
CHIP IDENTIFICATION
0x00—Bits[7:0] Chip Revision
This is an 8-bit register that represents the silicon revision
.
PLL DIVIDER CONTROL
0x01—Bits[7:0] PLL Divide Ratio MSBs
These are the 8 MSBs of the 12-bit PLL divide ratio (PLLDIV).
The PLL derives a pixel clock from the incoming Hsync signal.
The pixel clock frequency is then divided by an integer value,
such that the output is phase-locked to Hsync. This PLLDIV
value determines the number of pixel times (pixels plus
horizontal blanking overhead) per line. This is typically 20% to
30% more than the number of active pixels in the display.
The 12-bit value of the PLL divider supports divide ratios from
2 to 4095 as long as the output frequency is within range. The
higher the value loaded in this register, the higher the resulting
clock frequency with respect to a fixed Hsync frequency.
VESA has established some standard timing specifications that
assist in determining the value for PLLDIV as a function of
horizontal and vertical display resolution and frame rate (see
Table 10). However, many computer systems do not precisely
conform to the recommendations. As a result, these numbers
should be used only as a guide. The display system manufac-
turer should provide automatic or manual means for optimizing
PLLDIV. An incorrectly set PLLDIV usually produces one or
more vertical noise bars on the display. The greater the error,
the greater the number of bars produced.
The power-up default value of PLLDIV is 1693.
PLLDIVM = 0x69, PLLDIVL = 0xDX.
The AD9984A updates the full divide ratio only when the LSBs are
written. Writing to this register by itself does not trigger an update.
0x02—Bits[7:4] PLL Divide Ratio LSBs
These are the four LSBs of the 12-bit PLL divide ratio (PLLDIV).
The power-up default value of PLLDIV is 1693. PLLDIVM = 0x69,
PLLDIVL = 0xDX.
CLOCK GENERATOR CONTROL
0x03—Bits[7:6] VCO Range Select
These two bits establish the operating range of the clock
generator. VCO range must be set to correspond to the desired
operating frequency (incoming pixel rate). The PLL gives the
best jitter performance at high frequencies. For this reason, to
output low pixel rates and still achieve good jitter performance,
the PLL operates at a higher frequency, but then divides down
the clock rate afterwards. See Table 15 for the pixel rates of each
VCO range setting. The PLL output divisor is automatically
selected with the VCO range setting. The power-up default
value is 01.
Rev. 0 | Page 30 of 44
Table 15. VCO Range Select Bits
Value
00
01
10
11
0x03—Bits[5:3] Charge Pump Current
These three bits establish the current driving the loop filter in
the clock generator. The current must be set to correspond with
the desired operating frequency. The power-up default value is
current = 001.
Result (Pixel Rates)
10 to 31
31 to 62
62 to 124
124 to 170
Table 16. Charge Pump Current Bits
Ip2
Ip1
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
0x03—Bit[2] External Clock Enable
This bit determines the source of the pixel clock.
Ip0
0
1
0
1
0
1
0
1
Result (Current)
50
100
150
250
350
500
750
1500
Table 17. External Clock Enable Bit
Value
Result
0
Internally generated clock.
1
Externally provided clock signal.
A Logic 0 enables the internal PLL that generates the pixel clock
from an externally provided Hsync.
A Logic 1 enables the external EXTCK input pin. In this mode,
the PLL divide ratio (PLLDIV) is ignored. The clock phase
adjust (Phase) is still functional. The power-up default value is
EXTCK = 0.
PHASE ADJUST
0x04—Bits[7:3] ADC Clock Phase Adjust
These bits adjust the phase for the DLL to generate the ADC
clock. The 5-bit value adjusts the sampling phase in 32 steps
across one pixel time. Each step represents an 11.25° shift in
sampling phase. The power-up default is 16.
INPUT GAIN
The AD9984A can accommodate input signals with a full-scale
range between 0.5 V and 1.0 V p-p. Setting the red, green, or
blue channel gain to 511 corresponds to an input range of 1.0 V.
A red, green, or blue channel gain of 0 establishes an input range of
0.5 V. Note that increasing gain results in the picture having less
contrast (the input signal uses fewer available converter codes).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9985A | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985ABSTZ-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985AKSTZ-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985AKSTZ-140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985BSTZ-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9984KSTZ-110 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9984KSTZ-140 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9984KSTZ-170 | 制造商:Analog Devices 功能描述: |
| AD9985 | 制造商:AD 制造商全稱:Analog Devices 功能描述:110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9985/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。