- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375249 > AD9888KS-100 (ANALOG DEVICES INC) 100/140/170/205 MSPS Analog Flat Panel Interface PDF資料下載
參數(shù)資料
| 型號： | AD9888KS-100 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | 100/140/170/205 MSPS Analog Flat Panel Interface |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
| 封裝： | PLASTIC, MQFP-128 |
| 文件頁數(shù)： | 22/32頁 |
| 文件大?。?/td> | 249K |
| 代理商： | AD9888KS-100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. A
AD9888
–22–
Table XI. Active Hsync Override Settings
Override
Result
0
1
Auto determines the active interface.
Override, Bit 3 determines the active interface.
The default for this register is 0.
3
Active Hsync Select
This bit is used under two conditions. It is used to select
the active Hsync when the override bit is set (Bit 4). Alter-
nately, it is used to determine the active Hsync when not
overriding but both Hsyncs are detected.
0E
Table XII. Active Hsync Select Settings
Select
Result
0
1
Hsync Input
Sync-on-Green Input
The default for this register is 0.
2
Vsync Output Invert
A bit that inverts the polarity of the Vsync output. Table
XIII shows the effect of this option.
0E
Table XIII. Vsync Output Polarity Settings
Setting
SYNC
1
0
Invert
Don’t Invert
The default setting for this register is 0.
1
Active Vsync Override
This bit is used to override the automatic Vsync selection.
To override, set this bit to Logic 1. When overriding, the
active interface is set via Bit 0 in this register.
0E
Table XIV. Active Vsync Override Settings
Override
Result
0
1
Auto determines the active Vsync.
Override, Bit 0 determines the active Vsync.
The default for this register is 0.
0
Active Vsync Select
This bit is used to select the active Vsync when the over-
ride bit is set (Bit 1).
0E
Table XV. Active Vsync Select Settings
Select
Result
0
1
Vsync Input
Sync Separator Output
The default for this register is 0.
7
Clamp Input Signal Source
A bit that determines the source of clamp timing.
0F
Table XVI. Clamp Input Signal Source Settings
External Clamp
Function
0
1
Internally Generated Clamp
Externally Provided Clamp Signal
A 0 enables the clamp timing circuitry controlled by clamp
placement and clamp duration. The clamp position and
duration is counted from the leading edge of Hsync.
A 1 enables the external CLAMP input pin. The three
channels are clamped when the CLAMP signal is active.
The polarity of CLAMP is determined by the Clamp
Polarity bit (Register 0Fh, Bit 6).
The power-up default value is External Clamp = 0.
6
Clamp Input Signal Polarity
A bit that determines the polarity of the externally pro-
vided CLAMP signal.
0F
Table XVII. Clamp Input Signal Polarity Settings
Clamp Polarity
Function
1
0
Active LOW
Active HIGH
A Logic 1 means that the circuit will clamp when CLAMP
is LOW, and it will pass the signal to the ADC when
CLAMP is HIGH.
A Logic 0 means that the circuit will clamp when CLAMP
is HIGH, and it will pass the signal to the ADC when
CLAMP is LOW.
The power-up default value is Clamp Polarity = 1.
5
COAST Select
This bit is used to select the active coast source. The
choices are the coast input pin or Vsync. If Vsync is selected,
the additional decision of using the Vsync input pin or the
output from the sync separator needs to be made (Register
0E, Bits 1, 0).
0F
Table XVIII. COAST Source Selection Settings
Select
Result
0
1
COAST Input Pin
Vsync (See above text.)
The default for this register is 0.
4
COAST Input Polarity Override
This register is used to override the internal circuitry that
determines the polarity of the coast signal going into the
PLL.
0F
Table XIX. COAST Input Polarity Override Settings
Override Bit
Result
0
1
COAST Polarity Determined by Chip
COAST Polarity Determined by User
The default for coast polarity override is 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9888KS-140 | TRI N PLUG F 2-13 |
| AD9888KS-170 | TRI N RECP M FLG 2-13 |
| AD9888KS-205 | TRI N RECP M J/N 2-13 |
| AD9891 | CCD Signal Processors with Precision Timing⑩ Generator |
| AD9895 | CCD Signal Processors with Precision Timing⑩ Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9888KS-140 | 制造商:Rochester Electronics LLC 功能描述:140MHZ ANALOG GRAPHICS INTERFACE CHIP - Bulk 制造商:Analog Devices 功能描述: |
| AD9888KS-170 | 制造商:Analog Devices 功能描述:ADC Triple 170Msps 8-bit Parallel 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:170MHZ ANALOG GRAPHICS INTERFACE CHIP - Bulk 制造商:Analog Devices 功能描述:IC INTERFACE GRAPHIC |
| AD9888KS-205 | 制造商:Analog Devices 功能描述:ADC Triple 205Msps 8-bit Parallel 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:205MHZ ANALOG GRAPHICS INTERFACE CHIP - Bulk 制造商:Analog Devices 功能描述:IC INTERFACE GRAPHIC |
| AD9888KSZ-100 | 功能描述:IC FLAT PANEL INTERFACE 128-MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9888KSZ-140 | 功能描述:IC FLAT PANEL INTERFACE 128-MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。