參數(shù)資料
型號(hào)： AD9865BCPZRL1
廠商： Analog Devices, Inc.
英文描述： Broadband Modem Mixed-Signal Front End
中文描述： 寬帶調(diào)制解調(diào)器混合信號(hào)前端
文件頁(yè)數(shù)： 33/48頁(yè)
文件大?。?/td> 1672K
代理商： AD9865BCPZRL1
AD9865
RECEIVE PATH
The receive path block diagram for the AD9865 (or AD9866) is
shown in Figure 68. The receive signal path consists of a 3-stage
RxPGA, a 3-pole programmable LPF, and a 10-bit (or 12-bit)
ADC. Note that the additional two bits of resolution offered by
the AD9866 result in a 3 dB to 5 dB lower noise floor depending
on the RxPGA gain setting and LPF cutoff frequency. Also working
in conjunction with the receive path is an offset correction circuit.
These blocks are discussed in detail in the following sections.
Note that the power consumption of the RxPGA can be modified
via Register 0x13 as discussed in the Power Control and
Dissipation section.
Rev. A | Page 33 of 48
0 TO 6dB
= 1dB
–6 TO 18dB
= 6dB
–6 TO 24dB
= 6dB
XTAL
RX–
4
6
10/12
4
REGISTER
CONTROL
CLK
SYN.
ADC
80MSPS
CLKOUT_1
CLKOUT_2
OSCIN
RX+
2
M
CLK
MULTIPLIER
2-POLE
LPF
1-POLE
LPF
SPORT
PGA[5:0]
RXCLK
RXEN/SYNC
ADIO[11:6]/
Tx[5:0]
ADIO[11:6]/
Rx[5:0]
MGAIN
LUT
SPGA
AD9865/AD9866
Figure 68. Functional Block Diagram of Rx Path
RX PROGRAMMABLE GAIN AMPLIFIER
The RxPGA has a digitally programmable gain range from
12 dB to +48 dB with 1 dB resolution via a 6-bit word. Its
purpose is to extend the dynamic range of the Rx path such that
the input of the ADC is presented with a signal that scales
within its fixed 2 V input span. There are multiple ways of
setting the RxPGA’s gain as discussed in the RxPGA Control
section, as well as an alternative 3-bit gain mapping having a
range of 12 dB to +36 dB with 8 dB resolution.
The RxPGA is comprised of two sections: a continuous time
PGA (CPGA) for course gain and a switched capacitor PGA
(SPGA) for fine gain resolution. The CPGA consists of two
cascaded gain stages providing a gain range from 12 dB to
+42 dB with 6 dB resolution. The first
stage features a low noise
preamplifier (< 3.0 nV/rtHz), thereby eliminating the need for
an external preamplifier. The SPGA provides a gain range from
0 dB to 6 dB with 1 dB resolution. A look-up table (LUT) is
used to select the appropriate gain setting for each stage.
The nominal differential input impedance of the RxPGA input
appearing at the device RX+ and RX input pins is 400 //4 pF
(±20%) and remains relatively independent of gain setting. The
PGA input is self-biased at a 1.3 V common-mode level allowing
maximum input voltage swings of ±1.5 V at RX+ and RX. AC
coupling the input signal to this stage via coupling capacitors
(0.1 μF) is recommended
to ensure that any external dc offset
does not get amplified with high RxPGA gain settings,
potentially exceeding the ADC input range.
To limit the RxPGA’s self-induced input offset, an offset
cancellation loop is included. This cancellation loop is auto-
matically performed upon power-up and can also be initiated
via SPI. During calibration, the RxPGA’s first stage is internally
shorted, and each gain stage set to a high gain setting. A digital
servo loop slaves a calibration DAC, which forces the Rx input
offset to be within ±32 LSB for this particular high gain setting.
Although the offset varies for other gain settings, the offset is
typically limited to ±5% of the ADC’s 2 V input span. Note that
the offset cancellation circuitry is intended to reduce the voltage
offset attributed to only the RxPGA’s input stage, not any dc
offsets attributed to an external source.
The gain of the RxPGA should be set to minimize clipping of
the ADC while utilizing most of its dynamic range. The maxi-
mum peak-to-peak differential voltage that does not result in
clipping of the ADC is shown in Figure 69. While the graph
suggests that maximum input signal for a gain setting of 12 dB
is 8.0 V p-p, the maximum input voltage into the PGA should
be limited to less than 6 V p-p to prevent turning on ESD protec-
tion diodes. For applications having higher maximum input
signals, consider adding an external resistive attenuator network.
While the input sensitivity of the Rx path is degraded by the
amount of attenuation on a dB-to-dB basis, the low noise
characteristics of the RxPGA provide some design margin such
that the external line noise remains the dominant source.
0
GAIN (dB)
F
–12
–6
0
6
12
18
24
30
36
42
48
8.0000
4.0000
2.0000
1.0000
0.5000
0.2500
0.1250
0.0625
0.0312
0.0156
0.0100
Figure 69. Maximum Peak-to-Peak Input vs. RxPGA Gain Setting
that Does Not Result in ADC Clipping
相關(guān)PDF資料
PDF描述
AD9865CHIPS Broadband Modem Mixed-Signal Front End
AD9887 Dual Interface for Flat Panel Displays
AD9888 100/140/170/205 MSPS Analog Flat Panel Interface
AD9888KS-100 100/140/170/205 MSPS Analog Flat Panel Interface
AD9888KS-140 TRI N PLUG F 2-13
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9865CHIPS 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9865-EB 制造商:Analog Devices 功能描述:MODEM, BROADBAND MODEM MIXED SGNL FRONT END - Bulk
AD9866 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9866BCP 制造商:Analog Devices 功能描述:Mixed Signal Front End 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:12BIT MIXED SIGNAL CONVERTER 9866
AD9866BCPRL 制造商:Analog Devices 功能描述:Mixed Signal Front End 64-Pin LFCSP EP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*