- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375249 > AD9865BCPZ1 (Analog Devices, Inc.) Broadband Modem Mixed-Signal Front End PDF資料下載
參數(shù)資料
| 型號： | AD9865BCPZ1 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Broadband Modem Mixed-Signal Front End |
| 中文描述： | 寬帶調(diào)制解調(diào)器混合信號前端 |
| 文件頁數(shù)： | 2/48頁 |
| 文件大小： | 1672K |
| 代理商： | AD9865BCPZ1 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD9865
Rev. A | Page 2 of 48
TABLE OF CONTENTS
Specifications.....................................................................................3
Tx Path Specifications..................................................................3
Rx Path Specifications..................................................................4
Power Supply Specifications.......................................................5
Digital Specifications...................................................................6
Serial Port Timing Specifications...............................................7
Half-Duplex Data Interface (ADIO Port) Timing
Specifications................................................................................7
Full-Duplex Data Interface (Tx and Rx Port) Timing
Specifications................................................................................8
Explanation of Test Levels...........................................................8
Absolute Maximum Ratings............................................................9
Thermal Characteristics..............................................................9
ESD Caution..................................................................................9
Pin Configuration and Function Descriptions...........................10
Typical Performance Characteristics...........................................12
Rx Path Typical Performance Characteristics........................12
TxDAC Path Typical Performance Characteristics...............16
IAMP Path Typical Performance Characteristics..................18
Serial Port ........................................................................................19
Register Map Description .........................................................21
Serial Port Interface (SPI) .........................................................21
Digital Interface..............................................................................23
Half-Duplex Mode.....................................................................23
Full-Duplex Mode......................................................................24
RxPGA Control..........................................................................25
TxPGA Control..........................................................................27
Transmit Path..................................................................................28
Digital Interpolation Filters......................................................28
TxDAC and IAMP Architecture.............................................. 28
Tx Programmable Gain Control.............................................. 30
TxDAC Output Operation........................................................ 30
IAMP Current-Mode Operation.............................................. 30
IAMP Voltage-Mode Operation .............................................. 31
IAMP Current Consumption Considerations........................ 32
Receive Path.................................................................................... 33
Rx Programmable Gain Amplifier........................................... 33
Low-Pass Filter........................................................................... 34
Analog-to-Digital Converter (ADC)....................................... 35
AGC Timing Considerations.................................................... 36
Clock Synthesizer........................................................................... 37
Power Control and Dissipation.................................................... 39
Power-Down............................................................................... 39
Half-Duplex Power Savings...................................................... 39
Power Reduction Options......................................................... 40
Power Dissipation...................................................................... 42
Mode Select upon Power-Up and Reset.................................. 42
Analog and Digital Loop-Back Test Modes............................ 43
PCB Design Considerations.......................................................... 44
Component Placement.............................................................. 44
Power Planes and Decoupling.................................................. 44
Ground Planes............................................................................ 44
Signal Routing ............................................................................ 44
Evaluation Board............................................................................ 46
Outline Dimensions....................................................................... 47
Ordering Guide.......................................................................... 47
REVISION HISTORY
11/04—Data Sheet Changed from Rev. 0 to Rev. A
Changes to Specifications Tables.................................................... 3
Changes to Serial Table..................................................................19
Changes to Full Duplex Mode section.........................................24
Change to TxDAC and IAMP Architecture section..................29
Change to TxDAC Output Operation section............................ 30
Insert equation................................................................................ 37
Change to Figure 84 caption......................................................... 42
11/03—Revision 0: Initial Version
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9865BCPZRL1 | Broadband Modem Mixed-Signal Front End |
| AD9865CHIPS | Broadband Modem Mixed-Signal Front End |
| AD9887 | Dual Interface for Flat Panel Displays |
| AD9888 | 100/140/170/205 MSPS Analog Flat Panel Interface |
| AD9888KS-100 | 100/140/170/205 MSPS Analog Flat Panel Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9865BCPZRL | 功能描述:IC PROCESSOR FRONT END 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點(diǎn):- 封裝/外殼:48-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9865BCPZRL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9865CHIPS | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9865-EB | 制造商:Analog Devices 功能描述:MODEM, BROADBAND MODEM MIXED SGNL FRONT END - Bulk |
| AD9866 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。