參數(shù)資料
型號(hào)： AD9854AST
廠商： ANALOG DEVICES INC
元件分類： XO, clock
英文描述： CMOS 300 MHz Quadrature Complete-DDS
中文描述： PLL FREQUENCY SYNTHESIZER, 200 MHz, PQFP80
封裝： MS-026BEC, LQFP-80
文件頁(yè)數(shù)： 36/44頁(yè)
文件大小： 433K
代理商： AD9854AST
AD9854
REV. 0
Observing the Unfiltered IOUT1 and the Unfiltered IOUT2
DAC Signals
This allows the viewer to observe the unfiltered DAC outputs at
J2 (the “I” signal) and J1 (the “Q” signal). The procedure below
simply routes the two 50
terminated analog DAC outputs to
the BNC connectors and disconnects any other circuitry. The
“raw” DAC outputs will be a series of quantized (stepped) output
levels. The default 10 mA output current will develop a 0.5 V p-p
signal across the on-board 50
termination. When connected
to an external 50
input, the DAC will therefore develop 0.25 V p-p
due to the double termination.
1. Install shorting jumpers at W7 and W10.
2. Remove shorting jumper at W16.
3. Remove shorting jumper from 3-pin header W1.
4. Install shorting jumper on Pins 1 and 2 (bottom two pins) of
3-pin header W4.
Observing the Filtered IOUT1 and the Filtered IOUT2
This allows viewer to observe the filtered I and Q DAC outputs
at J4 (the “I” signal) and J3 (the “Q” signal). This places the
50
(input and output Z) low-pass filters in the I and Q DAC
pathways to remove images and aliased harmonics and other
spurious signals above the dc to approximately 120 MHz band-
pass. These signals will appear as nearly pure sine waves and
exactly 90 degrees out-of-phase with each other. These filters
are designed with the assumption that the system clock speed is
at or near maximum (300 MHz). If the system clock utilized is
much less than 300 MHz, for example 200 MHz, unwanted DAC
products other than the fundamental signal will be passed by the
low-pass filters.
1. Install shorting jumpers at W7 and W10.
2. Install shorting jumper at W16.
3. Install shorting jumper on Pins 1 and 2 (bottom two pins) of
3-pin header W1.
4. Install shorting jumper on Pins 1 and 2 (bottom two pins) of
3-pin header W4.
5. Install shorting jumper on Pins 1 and 2 (top two pins) of 3-
pin header W2 and W8.
Observing the Filtered I
OUT
and the Filtered I
OUT
B
This allows viewer to observe only the filtered “I” DAC outputs
at J4 (the “true” signal) and J3 (the “complementary” signal).
This places the 120 MHz low pass filters in the true and comple-
mentary output paths of the I DAC to remove images and aliased
harmonics and other spurious signals above approximately
120 MHz. These signals will appear as nearly pure sine waves
and exactly 180 degrees out-of-phase with each other. Again, if
the system clock used is much less than 300 MHz, for example
200 MHz, then unwanted DAC products other than the funda-
mental signal will be passed by the low-pass filters.
1. Install shorting jumpers at W7 and W10.
2. Install shorting jumper at W16.
3. Install shorting jumper on Pins 2 and 3 (top two pins) of 3-
pin header W1.
4. Install shorting jumper on Pins 2 and 3 (top two pins) of 3-
pin header W4.
5. Install shorting jumper on Pins 1 and 2 (top two pins) of 3-
pin header W2 and W8.
To connect the high-speed comparator to the DAC output sig-
nals choose either the quadrature filtered output configuration
or the complementary filtered output configuration as outlined
above. Follow Steps 1 through 4 above, for the desired filtered
configuration. Step 5 below will reroute the filtered signals away
from their connectors (J3 and J4) and connect them to the 100
configured comparator inputs. This configures the comparator
for differential input without control of the comparator output
duty cycle. The comparator output duty cycle should be approxi-
mately 50% in this configuration.
5. Install shorting jumper on Pins 2 and 3 (bottom two pins) of
3-pin header W2 and W8.
User may elect to change the R
SET
resistor, R2 from 3.9 k
to
2 k
to get a more robust signal at the comparator inputs. This
will decrease jitter and extend comparator operating range. This
can be accomplished by soldering a second 3.9 k
chip resistor
in parallel with the provided R2.
Connecting the High-Speed Comparator in a Single-Ended
Configuration
This will allow duty cycle or pulse width control and requires that a
dc threshold voltage be present at one of the comparator inputs.
You may supply this voltage using the “Q DAC” by configuring
it as a control DAC in software or by removing the shorting jumper
at 2-pin header W6. A 12-bit, twos-complement value is written
to the Q-DAC register that will set the IOUT2 output to a static
dc level. Allowable hexadecimal values are 7FF (maximum) to
800 (minimum) with all 0s being midscale. The IOUT1 channel
will continue to output a filtered sine wave programmed by the
user. These two signals are routed to the comparator inputs
using W2 and W8 3-pin header switches. The configuration
described above entitled “Observing the Filtered I
OUT
and the
Filtered I
OUTB
”
must be used. Follow Steps 1 through 4 and
then the following Step 5:
5. Install shorting jumper on Pins 2 and 3 (bottom two pins) of
3-pin header W2 and W8.
User should elect to change the R
SET
resistor from 3900
to
1950
to get a more robust signal at the comparator inputs.
This will decrease jitter and extend comparator operating range.
User can accomplish this by soldering a second 3.9 k
chip
resistor in parallel with the provided R2.
相關(guān)PDF資料
PDF描述
AD9856AST CMOS 200 MHz Quadrature Digital Upconverter
AD9856 CMOS 180 MHz Quadrature Digital Upconverter(時(shí)鐘頻率為180MHz,CMOS的積分上變頻器)
AD9857 CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter
AD9857AST CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter
AD9865 Broadband Modem Mixed-Signal Front End
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9854ASTZ 功能描述:IC DDS QUADRATURE CMOS 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9854ASVZ 制造商:Analog Devices 功能描述:CMOS 300 MSPS QUADRATURE COMPLETE DDS 制造商:Analog Devices 功能描述:CMOS 300 MSPS QUADRATURE COMPLETE DDS - Trays 制造商:Analog Devices 功能描述:SYNTHESIZER 制造商:Analog Devices 功能描述:Complete DDS Quadrature 300MSPS TQFP80
AD9854PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MSPS Quadrature Complete DDS
AD9856 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 200 MHz Quadrature Digital Upconverter
AD9856/PCB 制造商:Analog Devices 功能描述:Evaluation Board For Digital Up Converter 56 Pin LFCSP Ep 制造商:Analog Devices 功能描述:DGTL UP CNVRTR 56LFCSP - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*