- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375249 > AD9854AST (ANALOG DEVICES INC) CMOS 300 MHz Quadrature Complete-DDS PDF資料下載
參數(shù)資料
| 型號： | AD9854AST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | XO, clock |
| 英文描述： | CMOS 300 MHz Quadrature Complete-DDS |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 200 MHz, PQFP80 |
| 封裝： | MS-026BEC, LQFP-80 |
| 文件頁數(shù)： | 21/44頁 |
| 文件大?。?/td> | 433K |
| 代理商： | AD9854AST |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9854
–21–
REV. 0
In the Ramped FSK mode, with the triangle bit set high, an
automatic frequency sweep will begin at either F1 or F2,
according to the logic level on Pin 29 (FSK input pin) when the
triangle bit’s rising edge occurs as shown in Figure 42. If the
FSK data bit had been high instead of low, F2 would have been
chosen instead of F1 as the start frequency.
Additional flexibility in the ramped FSK mode is provided in
the ability to respond to changes in the 48-bit delta frequency
word and/or the 20-bit ramp-rate counter on-the-fly
during
the
ramping from F1 to F2 or vice versa. To create these nonlinear
frequency changes it is necessary to combine several linear ramps
in a piecewise
fashion whose slopes are different. This is done
by programming and executing a linear ramp at some rate or
“slope” and then altering the slope (by changing the ramp rate
clock or delta frequency word or both). Changes in slope are made
as often as needed to form the desired nonlinear frequency sweep
response
before
the destination frequency has been reached. These
piecewise changes can be precisely timed using the 32-bit Inter-
nal Update Clock
(see detailed description elsewhere in this
data sheet).
Nonlinear ramped FSK will have the appearance of a chirp
function that is graphically illustrated in Figure 43. The major
difference between a ramped FSK function and a chirp function
is that FSK is limited to operation between F1 and F2. Chirp
operation has no F2 limit frequency.
Two additional control bits are available in the ramped FSK mode
that allow even more options. CLR ACC1, register address 1F hex,
will, if set high, clear the 48-bit
frequency accumulator
(ACC1)
output with a retriggerable one-shot pulse of one system clock
duration. If the CLR ACC1 bit is left high, a one-shot pulse will
be delivered on the rising edge of every Update Clock. The effect
is to interrupt the current ramp, reset the frequency back to the
start point, F1 or F2, and then continue to ramp up (or down)
at the previous rate. This will occur even when a static F1 or F2
destination frequency has been achieved. (See Figure 43.)
Next, CLR ACC2
control bit (register address 1F hex) is avail-
able to clear both the
frequency accumulator
(ACC1) and the
phase
accumulator
(ACC2). When this bit is set high, the output of the
phase accumulator will result in 0 Hz output from the DDS. As
long as this bit is set high, the frequency and phase accumulators
will be cleared, resulting in 0 Hz output. To return to previous
DDS operation, CLR ACC2 must be set to logic low.
Chirp (Mode 011)
This mode is also known as pulsed FM. Most chirp systems use
a linear FM sweep pattern although any pattern may be used.
This is a type of spread spectrum modulation that can realize
“processing gain.” In radar applications, use of chirp or pulsed
FM allows operators to significantly reduce the output power
needed to achieve the same result as a single-frequency radar
system would produce. Figure 43 represents a very low-resolution
nonlinear chirp meant to demonstrate the different “slopes” that
are created by varying the time steps (ramp rate) and frequency
steps (delta frequency word).
The AD9854 permits precise, internally generated linear or
externally programmed nonlinear pulsed or continuous FM over
a user-defined frequency range, duration, frequency resolution and
sweep direction(s). A block diagram of the FM chirp components
is shown in Figure 44.
20-BIT
RAMP RATE
CLOCK
48-BIT DELTA-
FREQUENCY
WORD
FREQUENCY
ACCUMULATOR
PHASE
ACCUMULATOR
OUT
ADDER
SYSTEM
CLOCK
CLR ACC2
CLR ACC1
FREQUENCY
TUNING
WORD 1
HOLD
Figure 44. FM Chirp Components
F1
0
F
010 (RAMPED FSK)
F1
000 (DEFAULT)
0
MODE
TW1
DFW
RAMP RATE
Figure 43. Example of a Nonlinear Chirp
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9856AST | CMOS 200 MHz Quadrature Digital Upconverter |
| AD9856 | CMOS 180 MHz Quadrature Digital Upconverter(時鐘頻率為180MHz,CMOS的積分上變頻器) |
| AD9857 | CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter |
| AD9857AST | CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter |
| AD9865 | Broadband Modem Mixed-Signal Front End |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9854ASTZ | 功能描述:IC DDS QUADRATURE CMOS 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9854ASVZ | 制造商:Analog Devices 功能描述:CMOS 300 MSPS QUADRATURE COMPLETE DDS 制造商:Analog Devices 功能描述:CMOS 300 MSPS QUADRATURE COMPLETE DDS - Trays 制造商:Analog Devices 功能描述:SYNTHESIZER 制造商:Analog Devices 功能描述:Complete DDS Quadrature 300MSPS TQFP80 |
| AD9854PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MSPS Quadrature Complete DDS |
| AD9856 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 200 MHz Quadrature Digital Upconverter |
| AD9856/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For Digital Up Converter 56 Pin LFCSP Ep 制造商:Analog Devices 功能描述:DGTL UP CNVRTR 56LFCSP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。