參數(shù)資料
型號(hào): AD9520-5BCPZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 45/76頁
文件大小: 0K
描述: IC CLOCK GEN EXT VCO 64LFCSP
設(shè)計(jì)資源: Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121)
Phase Coherent FSK Modulator (CN0186)
標(biāo)準(zhǔn)包裝: 750
類型: 時(shí)鐘發(fā)生器,扇出配送
PLL:
輸入: CMOS,LVDS,LVPECL
輸出: CMOS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:12,2:24
差分 - 輸入:輸出: 是/是
頻率 - 最大: 2.4GHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 帶卷 (TR)
Data Sheet
AD9520-5
Rev. A | Page 5 of 76
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
PHASE/FREQUENCY DETECTOR (PFD)
PFD Input Frequency
100
MHz
Antibacklash pulse width = 1.3 ns
45
MHz
Antibacklash pulse width = 2.9 ns
Reference Input Clock Doubler Frequency
0.004
50
MHz
Antibacklash Pulse Width
1.3
ns
Register 0x017[1:0] = 01b
2.9
ns
Register 0x017[1:0] = 00b; Register 0x017[1:0] = 11b
6.0
ns
Register 0x017[1:0] = 10b
CHARGE PUMP (CP)
CPV is the CP pin voltage; VCP is the charge pump
power supply voltage (VCP pin)
ICP Sink/Source
Programmable
High Value
4.8
mA
With CPRSET = 5.1 kΩ; higher ICP is possible by
changing CPRSET
Low Value
0.60
mA
With CPRSET = 5.1 kΩ; lower ICP is possible by
changing CPRSET
Absolute Accuracy
2.5
%
CPV = VCP/2
CPRSET Range
2.7
10
ICP High Impedance Mode Leakage
1
nA
Sink-and-Source Current Matching
1
%
0.5 V < CPV< VCP 0.5 V; CPVis the CP pin voltage;
VCP is the charge pump power supply voltage
(VCP pin)
ICP vs. VCP
1.5
%
0.5 V < CPV < VCP 0.5 V
ICP vs. Temperature
2
%
CPV = VCP /2
PRESCALER (PART OF N DIVIDER)
Prescaler Input Frequency
P = 1 FD
300
MHz
P = 2 FD
600
MHz
P = 3 FD
900
MHz
P = 2 DM (2/3)
200
MHz
P = 4 DM (4/5)
1000
MHz
P = 8 DM (8/9)
2400
MHz
P = 16 DM (16/17)
3000
MHz
P = 32 DM (32/33)
3000
MHz
Prescaler Output Frequency
300
MHz
A, B counter input frequency (prescaler input
frequency divided by P)
PLL N DIVIDER DELAY
Register 0x019[2:0]; see Table 48
000
Off
001
385
ps
010
486
ps
011
623
ps
100
730
ps
101
852
ps
110
976
ps
111
1101
ps
PLL R DIVIDER DELAY
Register 0x019[5:3]; see Table 48
000
Off
001
365
ps
010
486
ps
011
608
ps
100
730
ps
101
852
ps
110
976
ps
111
1101
ps
相關(guān)PDF資料
PDF描述
AD9522-0BCPZ-REEL7 IC CLOCK GEN 2.8GHZ VCO 64LFCSP
AD9522-1BCPZ-REEL7 IC CLOCK GEN 2.5GHZ VCO 64LFCSP
AD9522-2BCPZ IC CLOCK GEN 2.2GHZ VCO 64LFCSP
AD9522-3BCPZ-REEL7 IC CLOCK GEN 2GHZ VCO 64LFCSP
AD9522-4BCPZ-REEL7 IC CLOCK GEN 1.6GHZ VCO 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9521JH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
AD9521KH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
AD9521SE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
AD9521SH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
AD9521TE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier