參數(shù)資料
型號(hào)： AD7856ARS
廠商： ANALOG DEVICES INC
元件分類(lèi)： ADC
英文描述： 5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC
中文描述： 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24
封裝： SHRINK, SOP-24
文件頁(yè)數(shù)： 24/32頁(yè)
文件大?。?/td> 294K
代理商： AD7856ARS
AD7856
–24–
REV. A
Table X.Interface Mode Description
Interface
Mode
m
Processor/
m
Controller
Comment
1
8XC51
8XL51
PIC17C42
(2-Wire)
(DIN Is an Input/
Output Pin)
2
68HC11
68L11
68HC16
PIC16C64
ADSP-21xx
DSP56000
DSP56001
DSP56002
DSP56L002
(3-Wire, SPI)
(Default Mode)
DETAILED TIMING SECTION
Mode 1 (2-Wire 8051 Interface)
The read and write takes place on the DIN line and the conver-
sion is initiated by pulsing the
CONVST
pin (note that in every
write cycle the 2/
3
MODE bit must be set to 1). The conversion
may be started by setting the CONVST bit in the control regis-
ter to 1 instead of using the
CONVST
pin.
Figures 31 and 32 show the timing diagrams for Operating
Mode 1 in Table X where the AD7856 is in the 2-wire interface
mode. Here the DIN pin is used for both input and output as
shown. The
SYNC
input is level-triggered active low and can be
pulsed (Figure 31) or can be constantly low (Figure 32).
In Figure 31 the part samples the input data on the rising edge
of SCLK. After the 16th rising edge of SCLK the DIN is con-
figured as an output. When the
SYNC
is taken high the DIN is
three-stated. Taking
SYNC
low disables the three-state on the
DIN pin and the first SCLK falling edge clocks out the first data
bit. Once the 16 clocks have been provided the DIN pin will
automatically revert back to an input after a time, t
14
. Note that
a continuous SCLK shown by the dotted waveform in Figure 31
can be used provided that the
SYNC
is low for only 16 clock
pulses in each of the read and write cycles.
In Figure 32 the
SYNC
line is permanently tied low and this
results in a different timing arrangement. With
SYNC
perma-
nently tied low the DIN pin will never be three-stated. The 16th
rising edge of SCLK configures the DIN pin as an input or an
output as shown in the diagram. Here no more than 16 SCLK
pulses must occur for each of the read and write operations.
If reading from and writing to the calibration registers in this
interface mode, all the selected calibration registers must be
read from or written to. The read and write operations cannot
be aborted. When reading from the calibration registers, the
DIN pin will remain as an output for the full duration of all the
calibration register read operations. When writing to the calibra-
tion registers, the DIN pin will remain as an input for the full
duration of all the calibration register write operations.
NOTE: Initiating conversions in software is not recommended
in Mode 1 operation.
A degradation of 0.3 LSB in linearity can be expected when
operating in Mode 1; however, when hardware initiation of
conversions is used, all other specifications that apply to Mode 2
operation also apply to Mode 1.
t
3
= –0.4
t
SCLK
MIN (NONCONTINUOUS SCLK) –/+ 0.4
t
SCLK
ns MIN/MAX (CONTINUOUS SCLK),
t
6
= 45/75ns MAX (A/K),
t
7
= 30/40ns MIN (A/K),
t
8
= 20ns MIN
POLARITY PIN LOGIC HIGH
SYNC
(I/P)
SCLK (I/P)
DIN (I/O)
t
3
t
11
t
3
t
11
16
1
16
1
t
12
t
8
t
6
t
6
t
5
t
14
DIN BECOMES AN OUTPUT
DIN BECOMES AN INPUT
DB15
DB0
DB15
DB0
3-STATE
DATA WRITE
DATA READ
t
7
Figure 31. Timing Diagram for Read/Write Operation with DIN as an Input/Output (i.e., Mode 1)
POLARITY PIN LOGIC HIGH
SCLK (I/P)
DIN (I/O)
16
1
16
1
t
13
t
8
t
6
t
6
t
14
DIN BECOMES AN INPUT
DB15
DB0
DB15
DB0
6
t
6
= 45/75ns MAX (A/K),
t
7
= 30/40ns MIN (A/K),
t
8
= 20ns MIN,
t
13
= 90ns MAX,
t
14
= 50ns MIN
t
7
DATA WRITE
DATA READ
Figure 32. Timing Diagram for Read/Write Operation with DIN as an Input/Output and
SYNC
Input Tied Low (i.e., Interface Mode 1)
相關(guān)PDF資料
PDF描述
AD7856KR 5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC
AD7856 8-Channel 14 Bit 285 kSPS Sampling ADC(單電源,8通道14位采樣A/D轉(zhuǎn)換器)
AD7858L 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC(單電源,200kSPS 8通道12位采樣A/D轉(zhuǎn)換器)
AD7858 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC(單電源,200kSPS 8通道12位采樣A/D轉(zhuǎn)換器)
AD7859AP 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7856ARS-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SSOP T/R
AD7856ARS-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SSOP T/R
AD7856ARSZ 功能描述:IC ADC 14BIT 8CHAN 5V 24SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
AD7856ARSZ-REEL7 功能描述:IC ADC 14BIT 8CHAN 5V 24SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7856ARZ 功能描述:IC ADC 14BIT 8CHAN 5V 24SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*