參數(shù)資料
型號(hào): AD73360LARZ-REEL7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 21/35頁(yè)
文件大?。?/td> 0K
描述: IC PROCESSOR FRONTEND 6CH 28SOIC
標(biāo)準(zhǔn)包裝: 400
位數(shù): 16
通道數(shù): 6
功率(瓦特): 80mW
電壓 - 電源,模擬: 3V
電壓 - 電源,數(shù)字: 3V
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 28-SOIC W
包裝: 帶卷 (TR)
REV. A
AD73360
–28–
Programming a Single AD73360 for Data Mode Operation
This section describes a typical sequence in programming a
single AD73360 to operate in normal Data Mode. It details the
control (program) words that are sent to the device to configure
its internal registers and shows the typical output data received
during both Program and Data Modes. The device is connected
in Frame Sync Loop-Back Mode (see Figure 13), which forces
an input word from the DSP’s Tx register each time the AD73360
outputs a word via the SDO/SDOFS lines (while the AD73360
is in Program Mode the data transmitted will be invalid ADC
data and will, in fact, be a modified version of the last control
word written in by the DSP). In each case the DSP’s Tx register
is preloaded with the data before the frame pulse is received. In
Step 1, the part has just been reset and on the first output event
the AD73360 presents an invalid output word
1. The DSP’s Tx
register contains a control word that programs CRB with the
data byte 0x03. This sets the sample rate at 8 kHz (with a
APPENDIX A
master clock of 16.384 MHz). In Step 2, the control word in
the DSP’s Tx register will cause all the AD73360s channels to
power up. This data is received by the AD73360 with the next
frame sync pulse. An invalid ADC word is also received at the
DSP’s Rx register. Step 3 selects the settings for each channel
of the AD73360. This set can be repeated as necessary to pro-
gram all the channels to the desired settings. Steps 4 and 5
program the modes of each channel (i.e., single-ended or differ-
ential mode and normal or inverted). Step 6 puts the AD73360
into Data Mode and in Step 7 the first valid ADC word is
received.
NOTE
1This sequence assumes that the DSP SPORT’s Rx and Tx interrupts are
enabled. It is important to ensure there is no latency (separation) between
control words in a cascade configuration. This is especially the case when
programming Control Register B, as it contains settings for SCLK and
DMCLK rates.
DSP Tx REG
CONTROL WORD
1000 0001 0000 0011
DEVICE 1
ADC WORD 1*
0000 0000 0000 0000
DSP Rx REG
0000 0000 0000 0000
STEP 1
DON'T CARE
DSP Tx REG
CONTROL WORD
1000 0010 0000 0001
DEVICE 1
ADC WORD 1*
1011 1111 0000 0011
DSP Rx REG
1011 1111 0000 0011
STEP 2
DON'T CARE
DSP Tx REG
CONTROL WORD
1000 0011 1000 1111
DEVICE 1
ADC WORD 1*
1011 1010 0000 0001
DSP Rx REG
1011 1010 0000 0001
STEP 3
DON'T CARE
DSP Tx REG
CONTROL WORD
1000 0110 0011 1111
DEVICE 1
ADC WORD 1*
1011 1011 1000 1111
DSP Rx REG
1011 1011 1000 1111
STEP 4
DON'T CARE
DSP Tx REG
CONTROL WORD
1000 0111 0011 1111
DEVICE 1
ADC WORD 1*
1011 1111 0011 1111
DSP Rx REG
1011 1110 0011 1111
STEP 5
DON'T CARE
DSP Tx REG
CONTROL WORD
1000 0000 0000 0001
DEVICE 1
ADC WORD 1*
1011 1111 0011 1111
DSP Rx REG
1011 1111 0011 1111
STEP 6
DON'T CARE
DSP Tx REG
CONTROL WORD
0111 1111 1111 1111
DEVICE 1
ADC WORD 1
1000 0000 0000 0000
DSP Rx REG
1000 0000 0000 0000
STEP 7
ADC WORD 1
SET 8kHz SAMPLING
GLOBAL POWER-UP
SET CHANNEL GAINS
SET CHANNEL MODE
SET CHANNEL INVERSION
SET DATA MODE
RECEIVE VALID ADC DATA
*ADC DATA RECEIVED BY THE DSP DURING THE PROGRAMMING PHASE SHOULD NOT BE CONSIDERED VALID RESULTS
Figure 32. Programming a Single AD73360 for Operation in Data Mode
相關(guān)PDF資料
PDF描述
MAX965EUA+ IC COMPARATOR R-R 8-UMAX
MAX966ESA+ IC COMPARATOR R-R 8-SOIC
VE-JN4-MY-F1 CONVERTER MOD DC/DC 48V 50W
MAX965ESA+ IC COMPARATOR R-R 8-SOIC
VE-JN3-MY-F4 CONVERTER MOD DC/DC 24V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7339 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:5 V Integrated High Speed ADC/Quad DAC System
AD7339BS 制造商:Analog Devices 功能描述:Data Acquisition System Single ADC Quad DAC 8-Bit 52-Pin MQFP
AD7339BS-REEL 制造商:Analog Devices 功能描述:Data Acquisition System Single ADC Quad DAC 8-Bit 52-Pin MQFP T/R
AD7339BSZ-REEL 功能描述:IC ADC/QUAD DAC 5V W/REF 52-MQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專(zhuān)用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類(lèi)型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤(pán)
AD734 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:10 MHz, 4-Quadrant Multiplier/Divider