- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375235 > AD6652BBC (ANALOG DEVICES INC) 12-Bit, 65 MSPS IF to Baseband Diversity Receiver PDF資料下載
參數(shù)資料
| 型號(hào)： | AD6652BBC |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | 12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| 封裝： | 17 X 17 MM, BGA-256 |
| 文件頁(yè)數(shù)： | 34/76頁(yè) |
| 文件大?。?/td> | 1839K |
| 代理商： | AD6652BBC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
AD6652
Clear Phase Accumulator on Hop
When Bit 3 is logic high, the NCO phase acc
(set to all zeros) at the beginning of the next frequency change.
This ensures a consistent phase of the NCO on each hop by
defeating the phase continuous feature. The NCO phase offs
unaffected by this setting. If phase continuous hopping is
desired, this bit should be cleared so that the last phase in the
NCO phase register becomes th
Rev. 0 | Page 34 of 76
umulator is cleared
et is
e beginning phase for the new
frequ ncy.
Reserved Bits
Bits 4 and 5 are reserved and should be written to Logic 0.
Input Select
Bit 6 of the NCO control register at Address 0x88 controls in
port selection. If this bit is set high, th
put
en Input Port B is
connected to the selected filter channel. If this bit is cleared,
then Input Port A is connected to the lected filter channel.
Sync Pin Select
Bits 7 and 8 of the NCO control register determine which
external sync pin (if any) is assigned to the channel of interes
The AD6652 has four s
SYNCD. Any sync pin can be assigned to any or all four receiver
channels of the AD6652; however, a channel can have only one
sync pin assigned to it. The sync pin(s) must als
the PIN_SYNC control register at Address 4 of the exter
mem ry map. T ble 13 s ows the it values sed to s ect a
sp
c extern sync p
Ta
13. Prog ammin Chann
Bi
Choo
Sync Pi for a
Ad
ss/Bit 0
8:8
dress/
0
0
0
1
1
0
1
1
t.
ync pins: SYNCA, SYNCB, SYNCC, and
be enabled in
nal
el
u
ecifi
ble
ts to
dre
al
in.
el
Se
Bit 0x88:7
ss R
NC
se a
x8
Ad
ted
A
B
C
c Pin
se
o
Addre
lected
egister (CAR)
O
Selec
SYNC
SYNC
SYNC
SYNCD
Syn
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6652BC | 12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| AD6652PCB | 12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| AD6816 | Interface For ATM User-Network Interface IC to Category #5 Unshielded Twisted Pair (UTP) system or a fiber optic system.(ATM用戶網(wǎng)絡(luò)接口與#5類非屏蔽雙絞線系統(tǒng)或其他光纖系統(tǒng)的接口芯片) |
| AD693(中文) | Loop-Powered 4-20 mA Sensor Transmitter(環(huán)路供電,4-20mA傳感器變送器) |
| AD7010ARS | MIL-spec connector accessory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6652BBCZ | 功能描述:IC IF TO BASEBAND RCVR 256CSPBGA RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:* |
| AD6652BC | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
| AD6652BC/PCB | 制造商:Analog Devices 功能描述:Evaluation Board With AD6652 And Software |
| AD6652BC/PCBZ | 制造商:Analog Devices 功能描述:DUAL CHANNEL ADC WITH QUAD CHA 制造商:Analog Devices 功能描述:DUAL CHANNEL ADC WITH QUAD CHANNEL RSP - Bulk |
| AD6652PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 65 MSPS IF to Baseband Diversity Receiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。