- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25570 > 9LPRS462AGLFT (INTEGRATED DEVICE TECHNOLOGY INC) 240 MHz, OTHER CLOCK GENERATOR, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | 9LPRS462AGLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 240 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-8 |
| 文件頁數(shù)： | 14/23頁 |
| 文件大?。?/td> | 248K |
| 代理商： | 9LPRS462AGLFT |
ICS9LPRS462
Low Power Clock for ATI RS/RD600 series chipsets for AMD CPUs
IDTTM/ICSTM
Low Power Clock for ATI RS/RD600 series chipsets for AMD CPUs
1378A—04/07/08
21
Fig. 1
Shared Pin Operation -
Input/Output Pins
The I/O pins designated by (input/output) on the ICS9LPRS462
serve as dual signal functions to the device. During initial power-
up, they act as input pins. The logic level (voltage) that is present
on these pins at this time is read and stored into a 5-bit internal
data latch. At the end of Power-On reset, (see AC characteristics
for timing values), the device changes the mode of operations for
these pins to an output function. In this mode the pins produce the
specified buffered clocks to external loads.
To program (load) the internal configuration register for these pins,
a resistor is connected to either the VDD (logic 1) power supply or
the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is
used to provide both the solid CMOS programming voltage needed
during the power-up programming period and to provide an
insignificant load on the output clock during the subsequent
operating period.
Figure 1 shows a means of implementing this function when a
switch or 2 pin header is used. With no jumper is installed the pin
will be pulled high. With the jumper in place the pin will be pulled
Via to
VDD
Clock trace to load
Series Term. Res.
Programming
Header
Via to Gnd
Device
Pad
2K
W
8.2K
W
low. If programmability is not necessary, than only a single resistor
is necessary. The programming resistors should be located close
to the series termination resistor to minimize the current loop area.
It is more important to locate the series termination resistor close
to the driver than the programming resistor.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9LPRS480YKLFT | PROC SPECIFIC CLOCK GENERATOR, PQCC64 |
| 9LPRS501SKLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PQCC64 |
| 9LPRS501YKLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PQCC64 |
| 9LPRS502YFLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56 |
| 9LPRS502YGLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9LPRS464AGLF | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9LPRS464AGLFT | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9LPRS471CKLF | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9LPRS471CKLFT | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9LPRS476HKLF | 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS476HKLF GENERAL PURPOSE SEMICONDUCTORS - Trays 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS476HKLF General Purpose Semiconductors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。