參數(shù)資料
型號(hào): 72T3655L5BBGI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: FIFO
英文描述: 2K X 36 OTHER FIFO, 3.6 ns, PBGA208
封裝: 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-208
文件頁(yè)數(shù): 42/57頁(yè)
文件大?。?/td> 472K
代理商: 72T3655L5BBGI
47
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72T3645/55/65/75/85/95/105/115/125 2.5V TeraSync
36-BIT FIFO
1K x 36, 2K x 36, 4K x 36, 8K x 36, 16K x 36, 32K x 36, 64K x 36, 128K x 36 and 256K x 36
FEBRUARY 4, 2009
NOTES:
1. m =
PAF offset.
2. D = maximum FIFO depth.
In IDT Standard mode: D = 1,024 for the IDT72T3645, 2,048 for the IDT72T3655, 4,096 for the IDT72T3665 and 8,192 for the IDT72T3675, 16,384 for the IDT72T3685, 32,768
for the IDT72T3695, 65,536 for the IDT72T36105, 131,072 for the IDT72T36115 and 262,144 for the IDT72T36125.
In FWFT mode: D = 1,025 for the IDT72T3645, 2,049 for the IDT72T3655, 4,097 for the IDT72T3665, 8,193 for the IDT72T3675, 16,385 for the IDT72T3685, 32,769 for the IDT72T3695,
65,537 for the IDT72T36105, 131,073 for the IDT72T36115 and 262,145 for the IDT72T36125.
3. tSKEW2 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that
PAF will go HIGH (after one WCLK cycle plus tPAFS). If the time between the
rising edge of RCLK and the rising edge of WCLK is less than tSKEW2, then the
PAF deassertion time may be delayed one extra WCLK cycle.
4.
PAF is asserted and updated on the rising edge of WCLK only.
5. Select this mode by setting PFM HIGH during Master Reset.
Figure 23. Synchronous Programmable Almost-Full Flag Timing (IDT Standard and FWFT Modes)
WCLK
WEN
PAF
RCLK
REN
5907 drw28
1
2
12
D-(m+1) words
in FIFO
(2)
D - m words in FIFO
(2)
D - (m +1) words in FIFO
(2)
tENH
tENS
tPAFS
tENS
tENH
tCLKL
tSKEW2
(3)
tPAFS
NOTES:
1. n =
PAE offset.
2. For IDT Standard mode
3. For FWFT mode.
4. tSKEW2 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that
PAE will go HIGH (after one RCLK cycle plus tPAES). If the time between the
rising edge of WCLK and the rising edge of RCLK is less than tSKEW2, then the
PAE deassertion may be delayed one extra RCLK cycle.
5.
PAE is asserted and updated on the rising edge of WCLK only.
6. Select this mode by setting PFM HIGH during Master Reset.
7.
RCS = LOW.
Figure 24. Synchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)
WCLK
WEN
PAE
RCLK
12
REN
5907 drw29
n + 1 words in FIFO
(2)
,
n + 2 words in FIFO
(3)
tENS
tSKEW2
(4)
tENH
tPAES
n words in FIFO
(2)
,
n + 1 words in FIFO
(3)
tPAES
n words in FIFO
(2)
,
n + 1 words in FIFO
(3)
tENS
tENH
tCLKH
tCLKL
相關(guān)PDF資料
PDF描述
72V275L15PF8 32K X 18 OTHER FIFO, 10 ns, PQFP64
72V285L10PF8 64K X 18 OTHER FIFO, 6.5 ns, PQFP64
72V285L15TFI9 64K X 18 OTHER FIFO, 10 ns, PQFP64
72V3626L15PFG 256 X 36 BI-DIRECTIONAL FIFO, 10 ns, PQFP128
72V3684L15PF 16K X 36 BI-DIRECTIONAL FIFO, 10 ns, PQFP128
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
72T3655L5BBI 功能描述:IC FIFO 2048X36 5NS 208-BGA 制造商:idt, integrated device technology inc 系列:72T 包裝:托盤(pán) 零件狀態(tài):過(guò)期 存儲(chǔ)容量:72K(2K x 36) 功能:異步,同步 數(shù)據(jù)速率:83MHz,200MHz 訪問(wèn)時(shí)間:10ns,3.6ns 電壓 - 電源:2.375 V ~ 2.625 V 電流 - 電源(最大值):70mA 總線方向:單向 擴(kuò)充類型:深度,寬度 可編程標(biāo)志支持:是 中繼能力:是 FWFT 支持:是 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:208-BGA 供應(yīng)商器件封裝:208-PBGA(17x17) 標(biāo)準(zhǔn)包裝:15
72T3655L6-7BB 功能描述:IC FIFO 2048X36 6-7NS 208-BGA 制造商:idt, integrated device technology inc 系列:72T 包裝:托盤(pán) 零件狀態(tài):過(guò)期 存儲(chǔ)容量:72K(2K x 36) 功能:異步,同步 數(shù)據(jù)速率:66MHz,150MHz 訪問(wèn)時(shí)間:12ns,3.8ns 電壓 - 電源:2.375 V ~ 2.625 V 電流 - 電源(最大值):70mA 總線方向:單向 擴(kuò)充類型:深度,寬度 可編程標(biāo)志支持:是 中繼能力:是 FWFT 支持:是 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BGA 供應(yīng)商器件封裝:208-PBGA(17x17) 標(biāo)準(zhǔn)包裝:15
72T3665L4-4BB 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問(wèn)時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
72T3665L4-4BBG 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問(wèn)時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
72T3665L5BB 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問(wèn)時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: